SE7500WV2 Server Board

Technical Product Specification

Intel Order Number A96327-003

Revision 1.1

February 2003

Enterprise Platforms and Services Division

intel®

Revision History

Date	Revision Number	Modifications
4/02	0.5	First draft for internal review
7/02	1.0	Release Document
2/03	1.1	Corrected PCI-X Bus definitions, BIOS Setup tables, miscellaneous typos, and added the errata section.

Disclaimers

Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

The SE7500WV2 Server Board may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

The information in this manual is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document.

Intel, Pentium, Itanium, and Xeon are trademarks or registered trademarks of Intel Corporation.

*Other brands and names may be claimed as the property of others.

Copyright © Intel Corporation 2003.

Table of Contents

List of Figures

List of Tables

1. Introduction

The SE7500WV2 Technical Product Specification (TPS) provides a high-level technical description for the Intel® Server Board SE7500WV2. It details the architecture and feature set for all functional sub-systems that make up the server board.

This document is sub-divided into the following main categories:

Chapter 2: Intel Server Board SE7500WV2 Overview

Chapter 3: Functional Architecture

Chapter 4: Configuration and Initialization

Chapter 5: Server Management

Chapter 6: BIOS

Chapter 7: SE7500WV2 ACPI Implementation

Chapter 8: SE7500WV2 Connectors

Chapter 9: Configuration Jumpers

Chapter 10: General Specifications

Chapter 11: Regulatory and Integration Information

Chapter 12: Mechanical Specification

Appendix: Errata and Glossary

2.   SE7500WV2 Server Board Overview

The server board SE7500WV2 is a monolithic printed circuit board with features that were designed to support the high-density 1U and 2U server market.

2.1   SE7500WV2 Feature Set

Two different SE7500WV2 server boards are available. One provides an embedded Ultra-160* SCSI interface and the other provides an embedded ATA-100* "Value-Raid" interface. Both boards support the following feature set:

- Dual Intel® Xeon™ processors in the Socket 604 INT3/FCPGA package
- 400 MHz Front Side Bus
- Intel® E7500 chipset
    - E7500 North Bridge
    - P64H2 I/O Bridge
    - ICH3-S South Bridge

- Support for up to six DDR200 or DDR266 compliant registered ECC.
- Three separate and independent PCI buses:
    - Segment A: 32-bit, 33 MHz, 5 V (P32-A) with two embedded devices:
        - 2D/3D graphics controller: ATI Rage* XL Video Controller with 8 MB of memory.
        - ATA-100 controller: Promise Technology* PDC20277 *(ATA-100 board only)*
    - Segment B: 64-bit, 133 MHz, 3.3 V, PCI-X (P64-B) supporting the following configuration:
        - One PCI I/O riser slot capable of supporting full length PCI add-in cards
        - Dual-channel Intel® 10/100/1000 82546EB Gigabit Ethernet Controller
    - Segment C: 64-bit, 133 MHz, 3.3 V PCI-X (P64-C) supporting the following device:
        - One PCI I/O riser slot capable of supporting low-profile PCI add-in cards
        - Dual-channel RAID (Zero Channel RAID) support.

- LPC (Low Pin Count) bus segment with two embedded devices:
    - Platform Management Controller (BMC) providing monitoring, alerting, and logging of critical system information obtained from embedded sensors on the server board
    - Super I/O controller chip providing all PC-compatible I/O (floppy, serial, keyboard, mouse)

- X-Bus segment with one embedded device:
    - Flash ROM device for system BIOS: Intel® 32-megabit 28F320C3 Flash ROM

- Two external Universal Serial Bus (USB) ports with an additional internal header providing two optional USB ports for front panel support
- One external low-profile RJ45 serial port. An internal header is available to provide an optional serial port.

2

- One IDE connector, supporting one or two ATA-100 compatible devices
- Support for up to seven system fans
- Fault/Status LEDs throughout the server board
- Multiple server management headers providing on-board interconnects to server management features
- SSI-compliant connectors for SSI interface support: front panel, floppy, and ATA-100

The figure below shows the functional blocks of the server board and the plug-in modules that it supports.

Figure 1. SE7500WV2 Server Board Block Diagram

3.   Functional Architecture

This chapter provides a high-level description of the functionality distributed between the architectural blocks of the server board SE7500WV2.

3.1   Processor and Memory Subsystem

The E7500 chipset provides a 36-bit address, 64-bit data processor host bus interface, operating at 400MHz in the AGTL+ signaling environment. The MCH component of the chipset provides an integrated memory controller, an 8bit Hub Interface, and three 16-bit Hub Interfaces.

The Hub Interface provides the interface to two 64-bit, 133-MHz, Rev 1.0 compliant PCI-X bus via the P64H2. The server board SE7500WV2 directly supports up to 6 GB of ECC memory, using six DDR200 or DDR266 compliant registered ECC DIMMs. The ECC implementation in the MCH can detect and correct single-bit errors, it can detect multiple-bit errors, and supports the 'Chip Kill' feature with x4 DIMMs.

3.1.1   Processor Support

The server board SE7500WV2 supports one or two Intel® Xeon™ processors in the Socket 604 INT3/FCPGA package. When two processors are installed, all processors must be of identical revision, core voltage, and bus/core speed. When only one processor is installed, it should be in the socket labeled CPU-1 and the other socket must be empty. The support circuitry on the server board consists of the following:

- Dual Socket 604 INT3/FCPGA CPU sockets supporting 400 MHz
- Processor host bus AGTL+ support circuitry

Table 1. SE7500WV2 Processor Support Matrix

Speed (MHz)	Product Code	MM#	Test Specification (S-spec)	Stepping	CPUID	L2 Cache Size
2.8GHz (1U)	BX80532KC2800DU	850007	SL6MS	C1	0F27	512K
2.8GHz	BX80532KC2800D	850614	SL6M7	C1	0F27	512K
2.6GHz	BX80532KC2600D	850609	SL6EQ	C1	0F27	512K
2.6GHz (1U)	BX80532KC2600DU	849701	SL6EQ	C1	0F27	512K
2.4GHz	BX80532KC2400D	845163	SL687	B0	0F24	512k
2.4GHz (1U)	BX80532KC2400DU	849703	SL6K2	C1	0F27	512K
2.4 GHz	BX80532KC2400D	851738	SL6EP	C1	0F27	512K
2.2 GHz	BX80532KC2200D	843623	SL624	B0	0F24	512k
2.2 GHz (1U)	BX80532KC2200DU	848431	SL624	B0	0F24	512k
2.2GHz	BX80532KC2200D	849356	SL6JZ	C1	0F27	512K
2.0GHz	BX80532KC2000D	843637	SL623	B0	0F24	512K
2.0 GHz	BX80532KC2000D	849353	SL6JY	C1	0F27	512K
1.8 GHz	BX80532KC1800D	843620	SL622	B0	0F24	512k
1.8 GHz (1U)	BX80532KC1800DU	848419	SL622	B0	0F24	512k

Notes:

Processors must be populated in the sequential order. That is, CPU socket #1 must be populated before CPU socket #2.

- SE7500WV2 is designed to provide up to 65A per processors. Processors with higher current requirements are not supported.
- Processor terminators are not requited in unpopulated processor sockets.

In addition to the circuitry described above, the processor subsystem contains the following:

- Processor module presence detection logic.
- Server management registers and sensors.

3.1.1.1   Processor VRM

The SE7500WV2 baseboard has a single VRM (Voltage Regulator Module) to support two processors. It is compliant with the VRM 9.1 specification and provides a maximum of 130 AMPs, which is capable of supporting current supported processors as well as those supported in the future.

The board hardware and BMC must read the processor VID (voltage identification) bits for each processor before turning on the VRM. If the VIDs of the two processors are not identical, then the BMC will not turn on the VRM and a beep code is generated.

3.1.1.2   Reset Configuration Logic

The BIOS determines the processor stepping, cache size, etc through the CPUID instruction. The requirements are that all processors in the system must operate at the same frequency, have the same cache sizes, and same VID. No mixing of product families is supported.

On the SE7500WV2 platform, the BIOS is responsible for configuring the processor speeds. The processor information is read at every system power-on. The speed is set to correspond to the speed of the slowest processor installed.

Note: No manual processor speed setting options exist either in the form of a BIOS setup option or jumpers when using production level processors.

3.1.1.3   Processor Module Presence Detection

Logic is provided on the baseboard to detect the presence and identity of installed processors. The BMC checks the logic and will not turn on the system DC power unless the VIDs of both the processors match in a DP configuration.

3.1.1.4   Interrupts and APIC

Interrupt generation and notification to the processors is done by the APICs in the ICH3 and the P64H2 using messages on the front side bus.

3.1.1.5 Server Management Registers and Sensors

The Baseboard Management Controller manages registers and sensors associated with the processor / memory subsystem. For more information, refer to Section 5.

3.1.2 Memory Subsystem

The server board SE7500WV2 supports up to six DIMM slots for a maximum memory capacity of 6 GB. The DIMM organization is x72, which includes eight ECC check bits. The memory interface runs at 200MHz. The memory controller supports memory scrubbing, single-bit error correction and multiple-bit error detection and chip kill support with x4 DIMMs. Memory can be implemented with either single sided (one row) or double-sided (two row) DIMMs.

The figure below provides a block diagram of the memory sub-system implemented on the server board SE7500WV2.

Figure 2. Memory Sub-system Block Diagram

3.1.2.1   Memory DIMM Support

The server board SE7500WV2 supports DDR200 compliant registered ECC DIMMs and DDR266 compliant ECC DIMMs operating at 200MHz. Only DIMMs tested and qualified by Intel or a designated memory test vendor are supported on the server board SE7500WV2. A list of tested DIMMs will be made available. Note that all DIMMs are supported by design, but only fully tested DIMMs will be supported.

The minimum supported DIMM size is 128 MB. Therefore, the minimum main memory configuration is 2 x 128 MB or 256 MB. The largest size DIMM supported is a 1 GB stacked registered DDR200 OR DDR266 ECC DIMM based on 512 megabit technology.

- Only registered DDR200 and DDR266 compliant, ECC, DDR memory DIMMs will be supported
- ECC single-bit errors will be corrected and multiple-bit error will be detected. SE7500WV2 also supports Intel® x4 Single Device Data Correction feature with x4 DIMMs.
- The maximum memory capacity is 6 GB
- The minimum memory capacity is 256 MB

3.1.2.2   Memory Configuration

The memory interface between the MCH and DIMMs is 144 bits wide. This requires that two DIMMs be populated per bank in order for the system to operate. At least one bank has to be populated in order for the system to boot. If additional banks have less than two DIMMs, the memory for that bank(s) will not be available to the system.

There are three banks of DIMMs, labeled 1, 2, and 3. Bank 1 contains DIMM locations 1A and 1B, Bank 2 contains 2A and 2B, and Bank 3 contains 3A and 3B. DIMM socket identifiers are marked with silkscreen next to each DIMM socket on the baseboard. Note that the sockets associated with any given bank are located next to each other.

The baseboard's signal integrity and cooling are optimized when memory banks are populated in order. Therefore, when installing memory, DIMMs should be installed starting with Bank 1 and ending with Bank 3.

DIMM and memory configurations must adhere to the following:

- DDR200 and DDR266 registered ECC DIMM modules
- DIMM organization: x72 ECC
- Pin count: 184
- DIMM capacity: 128 MB, 256 MB, 512 MB, 1 GB DIMMs
- Serial PD: JEDEC Rev 2.0
- Voltage options: 2.5 V (VDD/VDDQ)
- Interface: SSTL2
- Two DIMMs must be populated in a bank for a x144 wide memory data path.
- Any or all memory banks may be populated

Table 2. Memory Bank Labels

Memory DIMM	Bank
J5F1 (DIMM 1B), J5F2 (DIMM 1A)	1
J5F3 (DIMM 2B), J6F1 (DIMM 2A)	2
J6F2 (DIMM 3B), J6F3 (DIMM 3A)	3

Figure 3. Memory Bank Label Definition

3.1.2.3   I²C Bus

An I²C* bus connects the six DIMM slots to the ICH3-5 and the BMC. This bus is used by the system BIOS to retrieve DIMM information needed to program the MCH memory registers which are required to boot the system.

3.1.2.4   DIMM Failure LED

The server board SE7500WV2 provides DIMM Failure LEDs located next to each DIMM slot on the baseboard. The DIMM Failure LEDs are used to indicate double-bit DIMM errors. If a double-bit error is detected during POST, the BIOS sends a Set DIMM State command to the BMC indicating the DIMM LED to be lit.

3.2   Intel® E7500 Chipset

The server board SE7500WV2 is designed around the Intel® E7500 chipset. The chipset provides an integrated I/O bridge and memory controller, and a flexible I/O subsystem core (PCI-X). This is targeted for multiprocessor systems and standard high-volume servers. The Intel E7500 chipset consists of three components:

- **MCH: Memory Controller Hub North Bridge.** The MCH North Bridge accepts access requests from the host (processor) bus and directs those accesses to memory or to one of the PCI buses. The MCH monitors the host bus, examining addresses for each request. Accesses may be directed to a memory request queue for subsequent forwarding to the memory subsystem, or to an outbound request queue for subsequent forwarding to one of the PCI buses. The MCH also accepts inbound requests from the P64H2 and the ICH3-S. The MCH is responsible for generating the appropriate controls to control data transfer to and from memory.

- **P64H2: PCI-X 64bit Hub 2.0 I/O Bridge.** The P64H2 provides the interface for two 64-bit, 133MHz Rev. 1.0 compliant PCI-X buses. The P64H2 is both master and target on both PCI-X buses.

- **ICH3-S: South Bridge.** The ICH3-S controller has several components. It provides the interface for a 32-bit, 33-MHz Rev. 2.2-compliant PCI bus. The ICH3-S can be both a master and a target on that PCI bus. The ICH3-S also includes a USB controller and an IDE controller. The ICH3-S is also responsible for much of the power management functions, with ACPI control registers built in. The ICH3-S also provides a number of GPIO pins and has the LPC bus to support low speed legacy I/O.

The MCH, P64H2, and ICH3-S chips provide the pathway between processor and I/O systems. The MCH is responsible for accepting access requests from the host (processor) bus, and directing all I/O accesses to one of the PCI buses or legacy I/O locations. If the cycle is directed to one of the 64-bit PCI segments, the MCH communicates with the P64H2 through a private interface called the HI (Hub Interface). If the cycle is directed to the ICH3-S, the cycle is output on the MCH's 8bit HI 1.5 bus. The P64H2 translates the HI 2.0 bus operation to a 64-bit PCI Rev. 2.1-compliant signaling environment operating at from 133MHz to 33 MHz.

The HI 2.0 bus is 16 bits wide and operates at 66 MHz with 512MT/s, providing over 1 GB per second of bandwidth.

All I/O for the SE7500WV2, including PCI and PC-compatible, is directed through the MCH and then through either the P64H2 or the ICH3-S provided PCI buses.

- The ICH3-S provides a 32-bit/33-MHz PCI bus hereafter called P32-A.
- The P64H2 provides two independent 64-bit, 133-MHz PCI-X buses hereafter called P64-B, and P64-C.

This independent bus structure allows all three PCI buses to operate concurrently.

3.2.1   MCH Memory Architecture

The MCH supports a 144-bit wide Memory Sub-system that can support a maximum of 6 GB. This configuration needs external registers for buffering the memory address and control signals. In this configuration MCH support six DDR200 or DDR266 compliant registered Stacked DIMMs for maximum of 6 GB. The six chip selects are registered inside MCH and need no external registers for chip selects.

The memory interface runs at 200 MHz. The memory interface supports a 144-bit wide memory array. It uses fifteen address lines (BA[1:0] and MA[12:0]) and supports 64 Mb, 128 Mb, 256 Mb, 512 Mb DRAM densities. The DDR DIMM interface supports memory scrubbing, single-bit error correction, and multiple bit error detection and chip kill with x4 DIMMs.

3.2.1.1   DDR Configurations

The DDR interface supports up to 6GB of main memory and supports single- and double-density DIMMs.

3.2.2   MCH North Bridge

The E7500 MCH North Bridge (MCH) is a 1005 ball FC-BGA device and uses the proven components of previous generations like the Intel® Pentium® 4 bus interface unit, the Hub Interface unit, and the DDR memory interface unit. In addition, the MCH incorporates a Hub Interface (HI). The hub interface enables the MCH to directly interface with the P64H2. The MCH also increases the main memory interface bandwidth and maximum memory configuration with a 144-bit wide memory interface.

The MCH integrates three main functions:
- An integrated high performance main memory subsystem.
- An HI 2.0 bus interface that provides a high-performance data flow path between the host bus and the I/O subsystem.
- A HI 1.5 bus which provides an interface to the ICH3-S (South Bridge).

Other features provided by the MCH include the following:
- Full support of ECC on the memory bus
- Full support of Intel x4 Single Device Data Correction on the memory interface with x4 DIMMs
- Twelve deep in-order queue
- Full support of registered DDR200 or DDR266 ECC DIMMs
- Support for 6 GB of DDR memory
- Memory scrubbing

3.2.3   P64H2

The P64H2 is a 567-ball FCBGA device and provides an integrated I/O bridge that provides a high-performance data flow path between the HI 2.0 and the 64-bit I/O subsystem. This subsystem supports peer 64-bit PCI-X segments. Because it has two PCI interfaces, the P64H2 can provide large and efficient I/O configurations. The P64H2 functions as the bridge between the HI and the two 64-bit PCI-X I/O segments. The HI can support 1 GB/s of data bandwidth.

3.2.3.1   PCI Bus P64-B I/O Subsystem

P64-B supports the following embedded devices and connectors:

- One 184-pin, 5-volt keyed, 64-bit PCI expansion slot connector. The expansion slot can be used for either a 1-slot or a 3-slot PCI riser card. Both the riser cards support 184-pin, 3.3V keyed, 64-bit PCI expansion slots. The PCI slots on the P64-B PCI bus support both full-length PCI cards and low profile PCI cards with the appropriate faceplate.

- One Intel® 82546EB dual channel 10/100/1000 Ethernet controller.

The BIOS is responsible for setting the bus speed of P64-B. The following tables show the bus frequency according to slot population. The bus speed will always be set up to run at the speed of the slowest card installed.

Table 3. P64-B Speeds

Configuration	SR1300 (Bus B with 82546EB Dual 10/100/1000 NIC down and 1 Slot Riser)	SR2300 (Bus B with 82546EB Dual 10/100/1000 NIC down and 3 Slot Riser)
0 Adapter Cards installed	PCI-X 64/100	PCI-X 64/100
1 Adapter Card installed	PCI-X 64/100	PCI-X 64/100
2 Adapter Cards installed	N/A	PCI-X 64/66
3 Adapter Cards installed	N/A	PCI-X 64/66

3.2.3.2   PCI Bus P64-C I/O Subsystem

P64-C supports the following embedded devices and connectors:

- One 184-pin, 5-volt keyed, 64-bit PCI expansion slot connector. The expansion slot can be used for either a 1-slot or a 3-slot PCI riser card. Both the riser cards support 184-pin, 3.3V keyed, 64-bit PCI expansion slots. The PCI slots on the P64-C PCI bus support only low profile PCI cards.

- One Adaptec* 7899 dual channel U160 SCSI controller.

- Support for Zero Channel RAID (ZCR) or M-ROMB that allows the on board SCSI controller to be "hidden" from system and used by the RAID processor on the add-in card.

The BIOS is responsible for setting the bus speed of P64-C. The bus speed will always be set up to run at the speed of the slowest card installed. The maximum BUS speed is 66 MHz PCI, unless the onboard Adaptec* 7899 dual channel U160 controller is disabled.

Table 4. P64-C Speeds

Configuration	SR1300 (Bus C with AIC7899 U160 SCSI down and 1 Slot Riser)	SR2300 (Bus C with AIC7899 U160 SCSI down and 3 Slot Riser)
0 Adapter Cards installed	PCI-X 64/66	PCI-X 64/66
1 Adapter Card installed	PCI-X 64/66	PCI-X 64/66
2 Adapter Cards installed	N/A	PCI-X 64/66
3 Adapter Cards installed	N/A	PCI-X 64/66
0 Adapter Cards installed, onboard AIC 7899 disabled	PCI-X 64/100	PCI-X 64/100
1 Adapter Card installed, onboard AIC 7899 disabled	PCI-X 64/100	PCI-X 64/100
2 Adapter Cards installed, onboard AIC 7899 disabled	N/A	PCI-X 64/100
3 Adapter Cards installed, onboard AIC 7899 disabled	N/A	PCI-X 64/66

3.2.4   ICH3-S

The ICH3-S is a multi-function device, housed in a 421-pin BGA device, providing a HI 1.5 to PCI bridge, a PCI IDE interface, a PCI USB controller, and a power management controller. Each function within the ICH3-S has its own set of configuration registers. Once configured, each appears to the system as a distinct hardware controller sharing the same PCI bus interface.

On the server board SE7500WV2, the primary role of the ICH3-S is to provide the gateway to all PC-compatible I/O devices and features. The SE7500WV2 uses the following ICH3-S features:

- PCI bus interface
- LPC bus interface
- IDE interface, with Ultra DMA 100 capability
- Universal Serial Bus (USB) interface
- PC-compatible timer/counter and DMA controllers
- APIC and 8259 interrupt controller
- Power management
- System RTC
- General purpose I/O

The following are the descriptions of how each supported feature is used on SE7500WV2.

3.2.4.1   PCI Bus P32-A I/O Subsystem

The ICH3-S provides a legacy 32-bit PCI subsystem and acts as the central resource on this PCI interface. P32-A supports the following embedded devices and connectors:

- An ATI* Rage XL video controller with 3D/2D graphics accelerator
- Promise Technology* PDC20277 dual channel ATA-100 controller. (ATA-100 board only)

3.2.4.2   PCI Bus Master IDE Interface

The ICH3-S acts as a PCI-based Ultra DMA/100 IDE controller that supports programmed I/O transfers and bus master IDE transfers. The ICH3-S supports two IDE channels, supporting two drives each (drives 0 and 1). The SE7500WV2 provides two separate interfaces to the IDE controller. The first is a single SSI compliant 40-pin (2x20) IDE connector. The second is through the high-density 100-pin floppy / IDE / front panel connector that is used with the Intel® SR1300 and SR2300 server chassis.

The SE7500WV2 IDE interface supports Ultra DMA/100 Synchronous DMA Mode transfers on the 40-pin connector and supports Ultra DMA/33 transfers on the 100-pin connector.

3.2.4.3   USB Interface

The ICH3-S contains three USB controllers and six USB ports. The USB controller moves data between main memory and the six USB ports. All six ports function identically and with the same bandwidth. SE7500WV2 only supports four of the six ports on the board.

The SE7500WV2 provides two external USB ports on the back of the server board. The first external connector is located within the standard ATX I/O panel area while the second is located directly behind the P64-B full-length PCI card slot. The USB specification defines the external connectors.

The third and fourth USB ports are optional and can be accessed by cabling from the internal 9-pin connector located on the baseboard to external USB ports located either in the front or the rear of a given chassis.

3.2.4.4   Compatibility Interrupt Control

The ICH3-S provides the functionality of two 82C59 PIC devices for ISA-compatible interrupt handling.

3.2.4.5   APIC

The ICH3-S integrates an APIC that is used to distribute 24 interrupts.

3.2.4.6   Power Management

One of the embedded functions of the ICH3-S is a power management controller. The server board SE7500WV2 uses this to implement ACPI-compliant power management features. The SE7500WV2 supports sleep states S0, S1, S4, and S5.

3.3   Super I/O

The National Semiconductor* PC87417 Super I/O device contains all of the necessary circuitry to control two serial ports, one parallel port, floppy disk, and PS/2-compatible keyboard and mouse. The server board SE7500WV2 supports the following features:

- GPIOs
- Two serial ports
- Floppy
- Keyboard and mouse through one PS/2 connector
- Wake up control

3.3.1   GPIOs

The National Semiconductor* PC87417 Super I/O provides nine general-purpose input/output pins that the server board SE7500WV2 utilizes. The following table identifies the pin and the signal name used in the schematic:

Table 5. Super I/O GPIO Usage Table

Pin	Name	IO/GPIO	SE7500WV2 Use
124	GPIO00/CLKRUN_L	I/O	TP
125	GPIO01/KBCLK	I/O	KB_CLK
126	GPIO02/KBDAT	I/O	KB_DAT
127	GPIO03/MCLK	I/O	MS_CLK
128	GPIO04/MDAT	I/O	MS_DAT
9	GPIO05/XRDY	I/O	TP
10	GPIO06/XIRQ	I/O	BMC_SYSIRQ
13	GPIO07/HFCKOUT	I/O	SIO_CLK_40M_BMC
1	GPIOE10/XA11	I/O,I(E)1	XBUS_A<11>
2	GPIOE11/XA10	I/O,I(E)1	XBUS_A<10>
3	GPIOE12/XA9	I/O,I(E)1	XBUS_A<9>
4	GPIOE13/XA8	I/O,I(E)1	XBUS_A<8>
5	GPIOE14/XA7	I/O,I(E)1	XBUS_A<7>
6	GPIOE15/XA6	I/O,I(E)1	XBUS_A<6>
7	GPIOE16/XA5	I/O,I(E)1	XBUS_A<5>
8	GPIOE17/XA4	I/O,I(E)1	XBUS_A<4>
14	GPIO20/XRD_XEN_L	I/O	XBUS_XRD_L
15	GPIO21/XWR_XRW_L	I/O	XBUS_XWR_L
16	GPIO22/XA3	I/O	XBUS_A<3>
17	GPIO23/XA2	I/O	XBUS_A<2>
18	GPIO24/XA1	I/O	XBUS_A<1>
19	GPIO25/XA0	I/O	XBUS_A<0>
22	GPIO26/XCS1_L	I/O	TP
23	GPIO27/XCS0_L	I/O	XBUS_XCS0_L

Pin	Name	IO/GPIO	SE7500WV2 Use
24	GPIO30/XD7	I/O	XBUS_D<7>
25	GPIO31/XD6	I/O	XBUS_D<6>
26	GPIO32/XD5	I/O	XBUS_D<5>
27	GPIO33/XD4	I/O	XBUS_D<4>
28	GPIO34/XD3	I/O	XBUS_D<3>
29	GPIO35/XD2	I/O	XBUS_D<2>
30	GPIO36/XD1	I/O	XBUS_D<1>
31	GPIO37/XD0	I/O	XBUS_D<0>
20	GPIOE40/XCS3_L	I/O,I(E)1	TP
21	GPIOE41/XCS2_L	I/O,I(E)1	TP
Pin	Name	IO/GPIO	SE7500WV2 Use
35	GPIOE42/SLBTIN_L	I/O,I(E)1	TP
49	GPIOE43/PWBTOUT_L	I/O,I(E)1	ZZ_POST_CLK_LED_L
50	GPIOE44/LED1	I/O,I(E)1	ZZ_BIOS_ROLLING
51	GPIOE45/LED2	I/O,I(E)1	FP_PWR_LED_L
52	GPIOE46/SLPS3_L	I/O,I(E)1	TP
53	GPIOE47/SLPS5_L	I/O,I(E)1	TP
36	GPIO50/PWBTN_L	I/O	TP
37	GPIO51/SIOSMI_L	I/O	TP
38	GPIO52/SIOSCI_L	I/O	SIO_PME_L
45	GPIO53/LFCKOUT/MSEN0	I/O	TP
54	GPIO54/VDDFELL	I/O	ZZ_POST_DATA_LED_L
56	GPIO55/CLKIN	I/O	CLK_48M_SIO
32	GPO60/XSTB2/XCNF2_L	O	PU_XBUS_XCNF2
33	GPO61/XSTB1/XCNF1_L	O	XBUS_XSTB1_L
34	GPO62/XSTB0/XCNF0_L	O	PU_XBUS_XCNF0
48	GPO63/ACBSA	O	PU_SIO_ACBSA
55	GPO64/WDO_L/CKIN48	O	PU_SIO_CKIN48

3.3.2   Serial Ports

The server board SE7500WV2 provides two serial ports: an external low-profile RJ45 Serial port, and an internal Serial header. The following sections provide details on the use of the serial ports.

3.3.2.1   Serial Port A

Serial A is an optional port, accessed through a 9-pin internal header (J9A2). A standard DH-10 to DB9 cable can be used to direct Serial A out the back of a given chassis. The Serial A interface follows the standard RS232 pin-out. The baseboard has a Serial Port A silkscreen label next to the connector as well as a location designator of J9A2. The Serial A connector is located next to the P64-C low-profile PCI card slot. A standard DH-10 to DB9 cable is available from Intel in the SE7500WV2 Serial Port Accessory Kit.

Table 6. Serial A Header Pin-out

Pin	Signal Name	Serial Port A Header Pin-out
1	DCD	
2	DSR	
3	RX	
4	RTS	
5	TX	
6	CTS	
7	DTR	
8	RI	
9	GND	

3.3.2.2   Serial Port B

Serial B is an external low profile 8-pin RJ45 connector that is located on the back of the board. For those server applications that require an external modem, an RJ45-to-DB9 adapter is necessary. A standard DH-10 to DB9 cable is available from Intel in the SE7500WV2 Serial Port Accessory Kit.

3.3.2.3   Serial Port Multiplexer Logic

SE7500WV2 has a multiplexer to connect the rear RJ45 connector to either Serial Port A or Serial Port B in an SR1300 chassis. This facilitates the routing of Serial Port A to the rear RJ45 connector if Serial Port B is used for SOL (Serial Over LAN) in the SR1300 chassis. This serial port selection can be done through the BIOS setup option.

The figure below shows the serial port mux functionality.

Figure 4. Serial Port Mux Logic

3.3.2.3.1 Rear RJ45 Serial B Port

The rear RJ45 Serial B port is a fully functional serial port that can support any standard serial device. Using an RJ45 connector for a serial port allows direct support for serial port concentrators, which typically use RJ45 connectors and are widely used in the high-density server market. For server applications that use a serial concentrator to access the server management features of the baseboard, a standard 8-pin CAT-5 cable from the serial concentrator is plugged directly into the rear RJ45 serial port.

To allow support of either of two serial port configuration standards used by serial port concentrators, the J5A2 jumper block located directly behind the rear RJ45 serial port must be jumpered appropriately according to the desired standard.

Note: By default as configured in the factory, the SE7500WV2 baseboard will have the rear RJ45 serial port configured to support a DSR signal which is compatible with the Cisco* standard.

For serial concentrators that require a DCD signal, the J5A2 jumper block must be configured as follows: The Serial Port jumper in position 1 and 2. Pin 1 on the jumper is denoted by an arrow directly next to the jumper block. The following diagram provides the jumper block pin-out for this configuration.

Figure 5. J5A2 Jumper Block for DCD Signal

For serial concentrators that require a DSR signal (Default), the J5A2 jumper block must be configured as follows: The Serial Port jumper in position 3 and 4. Pin 1 on the jumper is denoted by an arrow directly next to the jumper block.

Figure 6. J5A2 Jumper Block for DSR Signal

For those server applications that require a DB9 serial connector, an 8-pin RJ45-to-DB9 adapter must be used. The following table provides the pin-out required for the adapter to provide RS232 support.

Table 7. Rear Serial Port B Adapter Pinout

RJ45	Signal	Abbr.	DB9
1	Request to Send	RTS	7
2	Data Terminal Ready	DTR	4
3	Transmitted Data	TD	3
4	Signal Ground	SGND	5
5	Ring Indicator	RI	9
6	Received Data	RD	2
7	DCD or DSR	DCD/DSR	1 or 6*
8	Clear To Send	CTS	8

Note: The RJ45-to-DB9 adapter should match the configuration of the serial device used. One of two pin-outs configurations are used depending on whether the serial device requires a DSR or DCD signal. The final adapter configuration should also match the desired pin-out of the RJ45 connector, as it can also be configured to support either DSR or DCD.

For example, Modem applications typically use a DCD signal. In this case the user would use a DCD-configured adapter and set the jumper block as shown in

3.3.2.4   Floppy Disk Controller

The floppy disk controller (FDC) in the SIO is functionally compatible with floppy disk controllers in the DP8473 and N844077. All FDC functions are integrated into the SIO including analog data separator and 16-byte FIFO. The SE7500WV2 provides two separate interfaces for the floppy disk controller. The first is a SSI compliant 36-pin connector, and the second is through the high-density 100-pin floppy / front panel / IDE connector.

Note: Using both interfaces in a common configuration is not supported.

3.3.2.5   Keyboard and Mouse

One external PS/2 port located on the back of the baseboard is provided for either a keyboard or a mouse. A PS/2 Y-cable can be used to provide simultaneous support for both a keyboard and mouse.

3.3.2.6   Wake-up Control

The Super I/O contains functionality that allows various events to control the power-on and power-off the system.

3.3.3   BIOS Flash

The server board SE7500WV2 incorporates an Intel® 3 Volt Advanced+ Boot Block 28F320C3 Flash memory component. The 28F320C3 is a high-performance 32-megabit memory component that provides 2048K x 16 of BIOS and non-volatile storage space. The flash device is connected through the X-bus from the SIO.

4.   Configuration and Initialization

This section describes the configuration and initialization of various baseboard sub-systems as implemented on the server board SE7500WV2.

4.1.1   Main Memory

All installed memory greater than 1 MB is mapped to local main memory, up to top of physical memory, which is located at 12 GB. Memory between 1 MB to 15 MB is considered standard ISA extended memory. 1 MB of memory starting at 15 MB can be optionally mapped to the PCI bus memory space.

The remainder of this space, up to 12 GB, is always mapped to main memory, unless Extended SMRAM is used, which limits the top of memory to 256 MB.

4.1.1.1   PCI Memory Space

Memory addresses below the 4 GB range are mapped to the PCI bus. This region is divided into three sections: High BIOS, APIC Configuration Space, and General-purpose PCI Memory. The General-purpose PCI Memory area is typically used for memory-mapped I/O to PCI devices. The memory address space for each device is set using PCI configuration registers.

4.1.1.2   High BIOS

The top 2 MB of Extended Memory is reserved for the system BIOS, extended BIOS for PCI devices, and A20 aliasing by the system BIOS. The Intel® Xeon™ processor begins executing from the high BIOS region after reset.

4.1.1.3   I/O APIC Configuration Space

A 64 KB block located 20 MB below 4 GB is reserved for the I/O APIC configuration space.

4.1.1.4   Extended Xeon Processor Region (above 4GB)

An Intel® Xeon™ processor-based system can have up to 64 GB of addressable memory. The BIOS uses Extended Addressing mechanism to use the address ranges.

4.1.2   Memory Shadowing

Any block of memory that can be designated as read-only or write-only can be "shadowed" into main memory. This is typically done to allow ROM code to execute more rapidly out of RAM. ROM is designated read-only during the copy process while RAM at the same address is designated write-only. After copying, the RAM is designated read-only and the ROM is designated write-only (shadowed). Processor bus transactions are routed accordingly. Transactions originated from the PCI bus or ISA masters and targeted at shadowed memory block will not appear on the processor's bus.

4.1.3   System Management Mode Handling

The Intel E7500 MCH supports System Management Mode (SMM) operation in standard (compatible) mode. System Management RAM (SMRAM) provides code and data storage space for the SMI_L handler code, and is made visible to the processor only on entry to SMM, or other conditions, which can be configured using Intel E7500 PCI registers.

4.2   I/O Map

The SE7500WV2 allows I/O addresses to be mapped to the processor bus or through designated bridges in a multi-bridge system. Other PCI devices, including the ICH3-S, have built-in features that support PC-compatible I/O devices and functions, which are mapped to specific addresses in I/O space. On SE7500WV2, the ICH3-S provides the bridge to ISA functions through the LPC bus.

4.3   Accessing Configuration Space

All PCI devices contain PCI configuration space, accessed using mechanism #1 defined in the PCI Local Bus Specification.

If dual processors are used, only the processor designated as the Boot-strap Processor (BSP) should perform PCI configuration space accesses. Precautions should be taken to guarantee that only one processor performs system configuration.

When CONFIG_ADDRESS is written to with a 32-bit value (selecting the bus number, device on the bus, and specific configuration register in the device), a subsequent read or write of CONFIG_DATA initiates the data transfer to/from the selected configuration register. Byte enables are valid during accesses to CONFIG_DATA; they determine whether the configuration register is being accessed or not. Only full Dword reads and writes to CONFIG_ADDRESS are recognized as a configuration access by the Intel chipset. All other I/O accesses to CONFIG_ADDRESS are treated as normal I/O transactions.

4.3.1   CONFIG_ADDRESS Register

CONFIG_ADDRESS is 32 bits wide and contains the field format shown in the figure below. Bits [23::16] choose a specific bus in the system. Bits [15::11] choose a specific device on the selected bus. Bits [10:8] choose a specific function in a multi-function device. Bit [8::2] select a specific register in the configuration space of the selected device or function on the bus.

```
 31 30                24 23                16 15          11 10    8  7              1  0
┌──┬──────────────────┬─────────────────────┬───────────┬─────────┬────────────────┬──┬──┐
│  │                  │                     │           │         │                │  │  │
│  │    Reserved      │     Bus Number      │  Device   │ Functi  │   Register     │0 │0 │
│  │                  │                     │           │         │                │  │  │
└──┴──────────────────┴─────────────────────┴───────────┴─────────┴────────────────┴──┴──┘
```

┌──┐
Enable bit ('1' = enabled, '0' = disabled)
└──┘

Figure 7. CONFIG_ADDRES Register

4.3.1.1   Bus Number

PCI configuration space protocol requires that all PCI buses in a system be assigned a Bus Number. Furthermore, bus numbers must be assigned in ascending order within hierarchical buses. Each PCI bridge has registers containing its PCI Bus Number and subordinate PCI Bus Number, which must be loaded by POST code. The Subordinate PCI Bus Number is the bus number of the last hierarchical PCI bus under the current bridge. The PCI Bus Number and the Subordinate PCI Bus Number are the same in the last hierarchical bridge.

4.3.1.2   Device Number and IDSEL Mapping

Each device under a PCI bridge has its IDSEL input connected to one bit out of the PCI bus address/data signals AD[31::11] for the PCI bus. Each IDSEL-mapped AD bit acts as a chip select for each device on PCI. The host bridge responds to a unique PCI device ID value, that along with the bus number, cause the assertion of IDSEL for a particular device during configuration cycles. The following table shows the correspondence between IDSEL values and PCI device numbers for the PCI bus. The lower 5-bits of the device number are used in CONFIG_ADDRESS bits [15::11].

4.4   Hardware Initialization

An Intel® Xeon™ processor system based on Intel E7500 MCH is initialized the following manner.

1. When power is applied, after receiving RST_PWRGD_PS from the power supply, the BMC provides resets using the RST_P6_PWRGOOD signal. The ICH3-S asserts PCIRST_L to MCH, P64H2, and other PCI devices. MCH then assert RST_CPURST_L to reset the processor(s).

2. The MCH is initialized, with its internal registers set to default values. Before RST_CPURST_L is deasserted, the MCH asserts BREQ0_L. Processor(s) in the system determine which host bus agents they are, Agent 0 or Agent 3, based on whether their BREQ0_L or BREQ1_L is asserted. This determines bus arbitration priority and order.

3. After the processor(s) in the system determines which processor will be the BSP, the non-BSP processor becomes an application processor and idles, waiting for a Startup Inter Processor Interrupt (SIPI).

4. The BSP begins by fetching the first instruction from the reset vector.

5. The Intel® E7500 chipset registers are updated to reflect memory configuration. DIMM is sized and initialized.

6. All PCI and ISA I/O subsystems are initialized and prepared for booting.

4.5   Clock Generation and Distribution

All buses on the SE7500WV2 baseboard operate using synchronous clocks. Clock synthesizer/driver circuitry on the baseboard generates clock frequencies and voltage levels as required, including the following:

- 100 MHz differentials: For INT3/FCPGA sockets, the MCH, and the ITP port.
- 66 MHz at 3.3 V logic levels: For MCH, P64H2, ICH3, and IDE RAID Controller clock
- 33.3 MHz at 3.3 V logic levels: Reference clock for ICH3, BMC, Video, SIO, and the IDE RAID controllers
- 48MHz: ICH3-S, and SIO
- 14.318 MHz at 3.3V logic levels: ICH3-S, and video clocks

For information on processor clock generation, see the *CK408B Synthesizer/Driver Specification*.

The SE7500WV2 baseboard also provides asynchronous clock generators:

- 80-MHz clock for the embedded SCSI controller
- 25-MHz clock for the embedded Network Interface controllers
- 32-KHz clock for the ICH3-S RTC

The following figure illustrates clock generation and distribution on the SE7500WV2 server board.

Figure 8. SE7500WV2 Baseboard Clock Distribution

4.6   PCI I/O Subsystem

4.6.1   PCI Subsystem

The primary I/O bus for the server board SE7500WV2 is PCI, with three independent PCI bus segments. The PCI bus complies with the *PCI Local Bus Specification*, Rev *2.2*. The P32-A bus segment is directed through the ICH South Bridge while the two 64-bit segments, P64-B and P64-C, are directed through the P64H2 I/O Bridge. The table below lists the characteristics of the three PCI bus segments.

Table 8. PCI Bus Segment Characteristics

PCI Bus Segment	Voltage	Width	Speed	Type	PCI I/O Riser Slots
P32-A	5 V	32-bits	PCI-X 33 MHz	Peer Bus	–
P64-B	3 V	64-bits	PCI-X 100/33 MHz	Peer Bus	Supports full-length cards, 3.3V bus
P64-C	3 V	64-bits	PCI-X 100/33 MHz	Peer Bus	Supports low-profile cards, 3.3V bus

4.6.2   P32-A: 32-bit, 33-MHz PCI Subsystem

All 32-bit, 33-MHz PCI I/O for the server board SE7500WV2 is directed through the ICH South Bridge. The 32-bit, 33-MHz PCI segment created by the ICH is known as the P32-A segment. The P32-A segment supports the following embedded devices and connectors:

- 2D/3D Graphics Accelerator: ATI Rage* XL Video Controller
- ATA-100 controller: Promise Technology* PDC20277

Each of the embedded devices listed above can be disabled via a BIOS Setup option.

4.6.2.1   Device IDs (IDSEL)

Each device under the PCI hub bridge has its IDSEL signal connected to one bit of AD[31:16], which acts as a chip select on the PCI bus segment in configuration cycles. This determines a unique PCI device ID value for use in configuration cycles. The following table shows the bit to which each IDSEL signal is attached for P32-A devices and the corresponding device description.

Table 9. P32-A Configuration IDs

IDSEL Value	Device
28	ATI Rage XL Video Controller
18	ATA-100 controller Promise Technology PDC20277

4.6.2.2 P32-A Arbitration

P32-A supports three PCI masters (ATA Rage XL, Promise ATA-100 Controller, and the ICH3-S). All PCI masters must arbitrate for PCI access, using resources supplied by the ICH. The host bridge PCI interface (ICH) arbitration lines REQx* and GNTx* are a special case in that they are internal to the host bridge. The following table defines the arbitration connections.

Table 10. P32- Arbitration Connections

Baseboard Signals	Device
P32_REQ4*/P32_GNT1*	Promise ATA-100 Controller (ATA Version Only)
P32_REQ0*/P32_GNT0*	ATA Rage XL video controller

4.6.3 P64-B and P64-C: 64-bit, 133-MHz PCI-X Subsystem

There are two peer 64-bit, 100-MHz PCI-X bus segments directed through the P64H2 I/O Bridge.

The first PCI-X segment, P64-B, provides a single I/O Riser slot capable of supporting full length, full height PCI cards. The PCI cards must meet the PCI specification for height, inclusive of cable connections and memory. In addition to the riser connector, P64-B segment also has an Intel 82546EB dual channel Gigabit Ethernet controller.

The second PCI-X segment, P64-C, provides a second I/O riser slot. Because of physical limitations of the baseboard, this riser slot is only capable of supporting low-profile PCI cards. In addition to the riser connector, P64-C segment also has an Adaptec 7899 dual channel U160 SCSI controller.

4.6.3.1 Device IDs (IDSEL)

Each device under the PCI hub bridge has its IDSEL signal connected to one bit of AD[31:16], which acts as a chip select on the PCI bus segment in configuration cycles. This determines a unique PCI device ID value for use in configuration cycles. The following tables show the bit to which each IDSEL signal is attached for P64-B and P64-C devices, and corresponding device description.

Table 11. P64-B Configuration IDs

IDSEL Value	Device
23	On-board Gigabit Ethernet controller
24	First slot of the riser card
25	Second slot of the riser card.(For 3-slot riser card.)
26	Third slot of the riser card. (For 3- slot riser card.)

Table 12. P64-C Configuration IDs

IDSEL Value	Device
23	On-board U160 SCSI controller
24	First slot of the riser card
25	Second slot of the riser card. (For 3-slot riser card.)
26	Third slot of the riser card. (For 3-slot riser card.)

4.6.3.2   P64-B Arbitration

P64-B supports five PCI masters (on-board gigabit ethernet controller, three slots on the 3-slot PCI Riser, and the P64H2). All PCI masters must arbitrate for PCI access using resources supplied by the P64H2. The host bridge PCI interface (P64H2) arbitration lines REQx* and GNTx* are a special case in that they are internal to the host bridge. The following table defines the arbitration connections.

Table 13. P64-B Arbitration Connections

P64H2 Signals	Device
P_REQ1*/P_GNT1*	Embedded Ethernet controller
P_REQ2*/P_GNT2*	P64-B: Top slot of the 3-slot riser
P_REQ3*/P_GNT3*	P64-B: Middle slot of the 3-slot riser
P_REQ4*/P_GNT4*	P64-B: Bottom slot of the 3-slot riser

4.6.3.3   P64-C Arbitration

P64-C supports five PCI masters (three slots on the 3-slot PCI riser, embedded U160 SCSI controller, and the P64H2). All PCI masters must arbitrate for PCI access, using resources supplied by the P64H2. The host bridge PCI interface (P64H2) arbitration lines REQx* and GNTx* are a special case in that they are internal to the host bridge. The following table defines the arbitration connections.

Table 14. P64-C Arbitration Connections

P64H2 Signals	Device
S_REQ1*/S_GNT1*	Embedded U160 SCSI controller
S_REQ2*/S_GNT2*	P64-B: Top slot of the 3-slot riser
S_REQ3*/S_GNT3*	P64-B: Middle slot of the 3-slot riser
S_REQ4*/S_GNT4*	P64-B: Bottom slot of the 3-slot riser

4.6.3.4   Zero Channel RAID (ZCR) Capable Riser Slot

The SCSI version of the server board SE7500WV2 is capable of supporting either of two zero channel RAID controllers, the Intel® SRCMRX RAID Adapter and the Adaptec* 2000S RAID adapter. **ZCR cards are only supported in the first slot of either the 1-slot or 3-slot PCI riser cards used on the P64-C PCI segment**.

The ZCR add-in cards leverage the on-board SCSI controller along with their own built-in intelligence to provide a complete RAID controller subsystem on-board. The riser card and baseboard use an implementation commonly referred to as RAID I/O Steering (RAIDIOS) specification version 0.92 to support this feature. If either of these supported RAID cards are installed, then the SCSI interrupts are routed to the RAID adapter instead of to the PCI interrupt controller. Also the IDSEL of the SCSI controller is not driven to the controller and thus will not respond as an on board device. The host-based I/O device is effectively hidden from the system.

4.7   Ultra160 SCSI

The SCSI version of the server board SE7500WV2 provides an embedded dual-channel SCSI bus through the use of the Adaptec* AIC-7899W SCSI controller, which is capable of supporting up to 160 MB/sec SCSI transfers. The AIC-7899W controller contains two independent SCSI controllers that share a single 64-bit, 66-MHz PCI bus master interface as a multifunction device, packaged in a 456-pin BGA.

Internally, each controller is identical and is capable of operations using either 16-bit SE or Low-Voltage Differential (LVD) SCSI providing 40 MBps (Ultra-wide SE), 80 MBps (Ultra 2), or 160 MBps (Ultra 160/m). Each controller has its own set of PCI configuration registers and SCI I/O registers. The server board SE7500WV2 supports disabling of the on-board SCSI controller through the BIOS Setup menu.

The server board SE7500WV2 provides active terminators, termination voltage, a re-settable fuse, and a protection diode for both SCSI channels. By design, the on-board termination will always be enabled. No ability will be provided to disable termination. Each of the two SCSI channels has a connector interface. Channel A is an external high-density connector located on the back of the board, and Channel B is a standard 68-pin internal connector.

4.8   ATA-100

The ATA-100 version of the server board SE7500WV2 provides an embedded dual channel ATA-100 bus through the use of the Promise Technology* PDC20277 ASIC. The PDC20277 ATA-100 controller contains two independent ATA-100 channels that share a single 32-bit, 33-MHz PCI bus master interface as a multifunction device, packaged in a 128-pin PQFP.

The ATA-100 controller supports the following features:

- The scatter / gather mechanism supports both DMA and PIO IDE drives
- Support for ATA proposal PIO Mode 0, 1, 2, 3, 4, DMA Mode 0, 1, 2, and Ultra DMA Mode 0, 1, 2, 3, 4, 5
- The IDE drive transfer rate is capable of up to 100 MB/sec per channel
- The host interface complies with PCI Local Bus Specification, Revision 2.2
- 32-bit, 33-MHz bus speed and 132 MB/sec sustained transfer rate

The Promise* PDC20277 supports IDE RAID through dual ATA-100 Channels. In a RAID configuration, multiple IDE hard drives are placed into one or more arrays of disks. Each array is seen as an independent disk, though the array may include upwards of two, three, or four drives. The IDE RAID can be configured as followings:

- RAID 0 – stripping one to four drives
- RAID 1 – mirroring two drives
- RAID 1 + spare drive (three drives)
- RAID 0 + one to four drives are required

RAID 0 configurations are used for high performance applications, as it doubles the sustained transfer rate of its drives. RAID 1 configurations primarily used for data protection, it creates an identical drive backup to a secondary drive. Whenever a disk write is performed, the controller sends data simultaneously to a second drive located on a different data channel. With four drives attached to dual ATA-100 channels, two striped drive pairs can mirror each other (RAID 0+1) for storage capacity and data redundancy.

4.9   Video Controller

The server board SE7500WV2 provides an ATI Rage XL PCI graphics accelerator, along with 8 MB of video DDR and support circuitry for an embedded SVGA video subsystem. The ATI Rage XL chip contains a SVGA video controller, clock generator, 2D and 3D engine, and RAMDAC in a 272-pin PBGA. One 2Mx32 DDR chip provides 8 MB of video memory.

The SVGA subsystem supports a variety of modes, up to 1600 x 1200 resolution in 8/16/24/32 bpp modes under 2D, and up to 1024 x 768 resolution in 8/16/24/32 bpp modes under 3D. It also supports both CRT and LCD monitors up to 100 Hz vertical refresh rate.

The server board SE7500WV2 provides a standard 15-pin VGA connector and supports disabling of the on-board video through the BIOS setup menu or when a plug in video card is installed in any of the PCI slots.

4.9.1   Video Modes

The Rage XL chip supports all standard IBM VGA modes. The following table shows the 2D/3D modes supported for both CRT and LCD. The table specifies the minimum memory requirement for various display resolution, refresh rates and color depths.

Table 15. Video Modes

2D Mode	Refresh Rate (Hz)	SE7500WV2 2D Video Mode Support			
		8 bpp	16 bpp	24 bpp	32 bpp
640x480	60, 72, 75, 90, 100	Supported	Supported	Supported	Supported
800x600	60, 70, 75, 90, 100	Supported	Supported	Supported	Supported
1024x768	60, 72, 75, 90, 100	Supported	Supported	Supported	Supported
1280x1024	43, 60	Supported	Supported	Supported	Supported
1280x1024	70, 72	Supported	–	Supported	Supported
1600x1200	60, 66	Supported	Supported	Supported	Supported
1600x1200	76, 85	Supported	Supported	Supported	–

3D Mode	Refresh Rate (Hz)	SE7500WV2 3D Video Mode Support with Z Buffer Enabled			
640x480	60,72,75,90,100	Supported	Supported	Supported	Supported
800x600	60,70,75,90,100	Supported	Supported	Supported	Supported
1024x768	60,72,75,90,100	Supported	Supported	Supported	Supported
1280x1024	43,60,70,72	Supported	Supported	–	–
1600x1200	60,66,76,85	Supported	–	–	–

3D Mode	Refresh Rate (Hz)	SE7500WV2 3D Video Mode Support with Z Buffer Disabled			
640x480	60,72,75,90,100	Supported	Supported	Supported	Supported
800x600	60,70,75,90,100	Supported	Supported	Supported	Supported
1024x768	60,72,75,90,100	Supported	Supported	Supported	Supported
1280x1024	43,60,70,72	Supported	Supported	Supported	–
1600x1200	60,66,76,85	Supported	Supported	–	–

4.9.2   Video Memory Interface

The memory controller subsystem of the Rage XL arbitrates requests from direct memory
interface, the VGA graphics controller, the drawing coprocessor, the display controller, the video
scalar, and hardware cursor. Requests are serviced in a manner that ensures display integrity
and maximum CPU/coprocessor drawing performance.

The SE7500WV2 supports an 8MB (512Kx32bitx4 Banks) SDRAM device for video memory.
The following table shows the video memory interface signals:

Table 16. Video Memory Interface

Signal Name	I/O Type	Description
CAS#	O	Column Address Select
CKE	O	Clock Enable for Memory
CS#[1..0]	O	Chip Select for Memory
DQM[7..0]	O	Memory Data Byte Mask
DSF	O	Memory Special Function Enable
HCLK	O	Memory Clock
[11..0]	O	Memory Address Bus
MD[31..0]	I/O	Memory Data Bus
RAS#	O	Row Address Select
WE#	O	Write Enable

4.9.3   Front Panel Video Memory

When the server board SE7500WV2 is integrated into either an Intel SR2300 or SR1300
chassis, the SE7500WV2 supports video through the front panel or the rear I/O panel. This is
accomplished by routing video to two connectors. The rear video is provided through the
standard DB15 video connector located in the rear I/O panel. Video is routed to the front panel
through the high-density 100-pin connector.

Video is routed to the rear video connector by default. When a monitor is plugged in to the front panel video connector, video is routed to the front panel connector and the rear connector is disabled. This can be done by "hot plugging" the video connector while the system is still running.

4.10 Network Interface Controller (NIC)

The server board SE7500WV2 supports a dual-channel gigabit network interface controller based on the Intel® 82546EB. The 82546EB is a highly integrated PCI LAN controller in a 21 mm^2 PBGA package. The controller supports 10/100/1000 operation on both the channels and it supports alert-on-LAN functionality. The server board SE7500WV2 supports disabling of the two NIC controllers using the BIOS Setup menu.

The 82546EB supports the following features:

- 32-bit PCI/CardBus master interface
- Integrated IEEE 802.3 10Base-T, 100Base-TX and 1000Base-TX compatible PHY
- IEEE 820.3u auto-negotiation support
- Full duplex support at 10 Mbps, 100Mbps and 1000 Mbps operation
- Integrated UNDI ROM support
- MDI/MDI-X and HWI support
- Low power +3.3 V device

4.10.1   NIC Connector and Status LEDs

The 82546EB drives two LEDs located on each network interface connector. The link/activity LED (to the left of the connector) indicates network connection when on, and Transmit/Receive activity when blinking. The speed LED (to the right of the connector) indicates 1000-Mbps operations when amber, 100-Mbps operations when green, and 10-Mbps when off.

4.11 Interrupt Routing

The server board SE7500WV2 interrupt architecture accommodates both PC-compatible PIC mode and APIC mode interrupts through use of the integrated APICs in the ICH3-S and the P64H2.

4.11.1   Legacy Interrupt Routing

For PC-compatible mode, the ICH3-S provides two 82C59-compatible interrupt controllers. The two controllers are cascaded with interrupt levels 8-15 entering on level 2 of the primary interrupt controller (standard PC configuration). A single interrupt signal is presented to the processors, to which only one processor will respond for servicing.

4.11.1.1   Legacy Interrupt Sources

The table below recommends the logical interrupt mapping of interrupt sources on the server board SE7500WV2. The actual interrupt map is defined using configuration registers in the ICH3-S.

Table 17. Interrupt Definitions

ISA Interrupt	Description
INTR	Processor interrupt.
NMI	NMI to processor.
IRQ1	Keyboard interrupt.
IRQ3	Serial port A or B interrupt from SIO device, user-configurable.
IRQ4	Serial port A or B interrupt from SIO device, user-configurable.
IRQ5	
IRQ6	Floppy disk.
IRQ7	
IRQ8_L	Active low RTC interrupt.
IRQ9	
IRQ10	
IRQ11	
IRQ12	Mouse interrupt.
IRQ14	Compatibility IDE interrupt from primary channel IDE devices 0 and 1.
IRQ15	
SMI*	System Management Interrupt. General purpose indicator sourced by the ICH3-S and BMC to the processors.
SCI*	System Control Interrupt. Used by system to change sleep states and other system level type functions.

4.11.2   Serialized IRQ Support

The server board SE7500WV2 supports a serialized interrupt delivery mechanism. Serialized IRQs (SERIRQ) consists of a start frame, a minimum of 17 IRQ / data channels, and a stop frame. Any slave device in the quiet mode may initiate the start frame. While in the continuous mode, the start frame is initiated by the host controller.

4.11.3   APIC Interrupt Routing

For APIC mode, the server board SE7500WV2 interrupt architecture incorporates three Intel APIC devices to manage and broadcast interrupts to local APICs in each processor. One of the APICs is located in the ICH3-S and the other two APICs are in the P64H2 (one for each PCI bus). The I/O APICs monitor each interrupt on each PCI device including PCI. When an interrupt occurs, a message corresponding to the interrupt is sent across the FSB processors.

The table below shows how the interrupts from the embedded devices and the PCI-X slots are connected.

Table 18. SE7500WV2 Interrupt Mapping

	IRQ	Device				
		PCI Riser Connector	PCI Riser Slot 1	PCI Riser Slot 2	PCI Riser Slot 3	Other
ICH3	IRQA					P64H2
	IRQB					Video
	IRQC					Promise ATA
	IRQD					
	IRQE					
	IRQF					
	IRQG					
	IRQH					
	IRQ14					Pri IDE
	IRQ15					Sec IDE
	SER IRQ					SIO
P64H2 Ch A	IRQ0	LP INTA	LP INTA	LP INTD	LP INTC	
	IRQ1*	LP INTC	LP INTC			SCSI INTB
	IRQ2*	LP INTD	LP INTD			SCSI INTA
	IRQ3	LP INTB	LP INTB	LP INTA	LP INTD	
	IRQ4	LP TDO		LP INTB	LP INTA	
	IRQ5	LP TCK		LP INTC	LP INTB	
	IRQ6					
	IRQ7					
	IRQ8					
	IRQ9					
	IRQ10					
	IRQ11					
	IRQ12					
	IRQ13					
	IRQ14					
	IRQ15					
P64H2 Ch B	IRQ1	FL INTC	FL INTC			
	IRQ2	FL INTD	FL INTD			
	IRQ3	FL INTB	FL INTB	FL INTA	FL INTD	
	IRQ4	FL TDO		FL INTB	FL INTA	
	IRQ5	FL TCK		FL INTC	FL INTB	
	IRQ6					Gigabit Ch A
	IRQ7					Gigabit Ch B
	IRQ8					
	IRQ9					
	IRQ10					
	IRQ11					
	IRQ12					
	IRQ13					
	IRQ14					
	IRQ15					

Notes: LP = Low Profile, FL = Full Length

5.   Server Management

The SE7500WV2 server management features are implemented using the Sahalee server board management controller chip. The Sahalee BMC is an ASIC packaged in a 156-pin BGA that contains a 32-bit RISC processor core and associated peripherals. The following diagram illustrates the SE7500WV2 server management architecture.

Figure 9. SE7500WV2 Sahalee BMC Block Diagram

5.1   Sahalee Baseboard Management Controller (BMC)

The Sahalee BMC contains a 32-bit RISC processor core and associated peripherals used to monitor the system for critical events. The Sahalee BMC, packaged in a 156-pin BGA, monitors all power supplies, including those generated by the external power supplies and those regulated locally on the server board. The Sahalee BMC also monitors SCSI termination voltage, fan tachometers for detecting a fan failure, and system temperature. Temperature is measured on each of the processors and at locations on the server board away from the fans. When any monitored parameter is outside of defined thresholds, the Sahalee BMC logs an event in the system event log.

Management controllers and sensors communicate on the I^2C*-based Intelligent Platform Management Bus (IPMB). Attached to one of its private I^2C bus is Hecetas, an ADM1026, which is a versatile systems monitor ASIC. Some of its features include:

- Analog measurement channels
- Fan speed measurement channels
- General-Purpose Logic I/O pins
- Remote temperature measurement
- On-chip temperature sensor
- Chassis intrusion detect

The following table details the inputs/outputs on the Sahalee BMC as used in the SE7500WV2.

Table 19. BMC Pinout

Pin #	Pin Name	Signal	Type/ Config	Description
D1	RST*	BMC_RST_DLY_L	input	Delayed version of A/C power-on reset signal from Heceta5
M7	XTAL2	TP_SAH_XTAL2	output	Unused
P8	XTAL1	CLK_40M_BMC	input	40MHz clock from SIO
C3	VREF	VREF_A_BMC_2P5V	input	+2.5v reference voltage from Heceta5
A3	A2D0	TP_BMC_16	input	
B4	A2D1	TP_TIC2_A2D<1>	input	
C4	A2D2	TP_BMC_15	input	
A4	A2D3	TP_BMC_A2D<3>	input	
D5	A2D4	TP_BMC_A2D<4>	input	
B5	A2D5	TP_BMC_A2D<5>	input	
C5	A2D6	PV_TERMPWR_SCWB_SCALED	input	SCSI Wide B Terminator voltage monitor.
A5	A2D7	PV_TERMPWR_SCWA_SCALED	input	SCSI Wide A Terminator voltage monitor.
J13	XINT0	RST_PWRGD_PS	input	Power Good signal from power supply
K11	XINT1	ICH3_SLP_S5_L	input	Sleep S5 signal from chipset ICH3
K12	XINT2	ICH3_SLP_S1_L	input	Sleep S1 signal from ICH3.
K14	XINT3	ZZ_FRB3_TIMER_HALT_L	input	

Pin #	Pin Name	Signal	Type/ Config	Description
K13	XINT4	NIC1_SMBALERT_L	input	SMBus Alert Signal from NIC1 (82546EB) TCO port
L14	XINT5	ICH3_SMI_BUFF_L	input	
L12	XINT6	BMC_PCU12_PROCHOT_L	input	ProcHot signal. Can be Polled or Interrupt
L13	XINT7	BMC_NMI_L	OD out/in	NMI signal, monitored or asserted by BMC
D4	LPCRST*	RST_PCIRST_L	input	Buffered ICH3 PCIRST
E2	LPCPD*	ICH3_SUS_STAT_L	input	Signal used to 3-state LPC outputs to prevent leakage
B11	LSMI*	BMC_SCI_L	OD output	SCI output signal
F4	LDRQ*	LPC_DRQ_L<0>	output	
G2	SYSIRQ	IRQ_SIO_SERIRQ	output	Connected to SIO GPIO06/XIRQ input
F3	LFRAME*	LPC_FRAME_L	input	
G1	LCLK	CLK_33M_BMC	input	
F1	LAD0	LPC_AD<0>	bidir	
F2	LAD1	LPC_AD<1>	bidir	
E3	LAD2	LPC_AD<2>	bidir	
E1	LAD3	LPC_AD<3>	bidir	
G3	CS1*	BMC_SRAM_CE_L	output	Chip enable for external SRAM
H1	CS0*	BMC_CS0_L	output	Chip enable for BMC flash/ memory mapped latch
M10	WE*	BMC_WE_L	output	Flash/SRAM write enable
N10	OE*	BMC_OE_L	output	Flash/SRAM output enable
M14	BW8*	BMC_SLP_BTN_L	OD output	Sleep input to ICH3
M13	IOCHRDY	FP_RST_BTN_L	input	Reset button signal from front panel
N14	BALE	FP_NMI_BTN_L	input	NMI button signal from front panel
P13	MEMR*	FP_ID_BTN_L	input	System ID signal from front panel
N13	MEMW*	FP_SLP_BTN_L	input	Sleep button signal from front panel. For ref chassis support. (Not supported)
M12	IOR*	BMC_SECURE_MODE_KB	input	Secure mode signal from SIO keyboard controller (pin 1.2)
N12	IOW*	FP_PWR_BTN_L	input	Power button signal from front panel
P12	SBHE*	BMC_SBHE_L	OD output	High byte enable to external SRAM and flash
M11	CE2*	RST_VRM_DIS_L	TP output	Disables CPU VRM.
N11	CE1*	BMC_VID_BLANK_L	TP output	Disables Hsync and Vsync video buffers
P11	REG*	BMC_CLR_CMOS_L	TP output	Clear CMOS signal asserted by BMC.
L4	ADDR0	BMC_A<0>	output	
P4	ADDR1	BMC_A<1>	output	
M4	ADDR2	BMC_A<2>	output	
N4	ADDR3	BMC_A<3>	output	
P3	ADDR4	BMC_A<4>	output	
P2	ADDR5	BMC_A<5>	output	
N2	ADDR6	BMC_A<6>	output	
N1	ADDR7	BMC_A<7>	output	

Pin #	Pin Name	Signal	Type/ Config	Description
M2	ADDR8	BMC_A<8>	output	
M3	ADDR9	BMC_A<9>	output	
L2	ADDR10	BMC_A<10>	output	
L3	ADDR11	BMC_A<11>	output	
L1	ADDR12	BMC_A<12>	output	
K4	ADDR13	BMC_A<13>	output	
K2	ADDR14	BMC_A<14>	output	
K3	ADDR15	BMC_A<15>	output	
K1	ADDR16	BMC_A<16>	output	
J2	ADDR17	BMC_A<17>	output	
J3	ADDR18	BMC_A<18>	output	
J1	ADDR19	BMC_A<19>	output	
H4	ADDR20	BMC_A<20>	output	Only used if a 16M flash part is populated, then unstuff pdn
H2	ADDR21	BMC_A<21>	output	
P10	DATA0	BMC_D<0>	bidir	
L9	DATA1	BMC_D<1>	bidir	
N9	DATA2	BMC_D<2>	bidir	
M9	DATA3	BMC_D<3>	bidir	
P9	DATA4	BMC_D<4>	bidir	
L8	DATA5	BMC_D<5>	bidir	
N8	DATA6	BMC_D<6>	bidir	
P7	DATA7	BMC_D<7>	bidir	
N7	DATA8	BMC_D<8>	bidir	
M6	DATA9	BMC_D<9>	bidir	
P6	DATA10	BMC_D<10>	bidir	
N6	DATA11	BMC_D<11>	bidir	
L5	DATA12	BMC_D<12>	bidir	
M5	DATA13	BMC_D<13>	bidir	
P5	DATA14	BMC_D<14>	bidir	
N5	DATA15	BMC_D<15>	bidir	
J14	BAUD	BMC_IRQ_SMI_L	OD output	Need to connect to SMI capable pin at ICH3
J12	RI*	SPB_RI_L	input	Serial B ring indicate signal.
F14	DTR0*	SPB_DTR_L	output	Serial B DTR signal.
F12	DCD0*	SPB_DCD_L	input	Serial B DCD signal.
F13	CTS0*	SPB_CTS_L	input	Serial B CTS signal.
F11	RTS0*	SPB_RTS_L	output	Serial B RTS signal.
E12	RX0	SPB_SIN	input	Serial B serial input signal
E13	TX0	SPB_SOUT	output	Serial B serial output signal
J11	DTR1*	BMC_LATCH_OE_L	TP output	Enables output of expansion latch
H13	DCD1*	BMC_ICMB_RX	input	ICMB receive data interrupt signal (same as ICMB serial input)
H14	CTS1*	NSI_BMC_FRC_UPDATE_L	input	Forces BMC to run from boot block code.

Pin #	Pin Name	Signal	Type/ Config	Description
H12	RTS1*	BMC_ICMB_TX_ENB _L	TP output	ICMB transceiver enable signal, asserted by BMC
G14	RX1	BMC_ICMB_RX	input	ICMB serial receive data
G13	TX1	BMC_ICMB_TX	output	ICMB serial send data
A12	TIC1_OUT	BMC_SPKR_L	TP output	BMC speaker tone enable signal (for beeps)
B12	TIC2_IN0	FAN_TACH1	input	
A13	TIC2_IN1	FAN_TACH2	input	
B13	TIC2_IN2	FAN_TACH3	input	
B14	TIC2_IN3	FAN_TACH4	input	
C13	TIC2_IN4	FAN_TACH5	input	
C14	TIC2_IN5	FAN_TACH6	input	PWT fan, CPU1
D13	TIC2_IN6	FAN_TACH7	input	PWT fan, CPU2
D12	TIC2_IN7	BMC_CPU1_SKTOCC_L	input	Socket occupied signal from CPU1
D14	TIC3_0UT	BMC_CPU2_SKTOCC_L	input	Socket occupied signal from CPU2
E11	TIC4_IN	SIO_CLK_32K_RTC_BMC	input	32kHz clock signal from IHC3
C10	LED0	BSEL_EQUAL_L	input	XOR gate compares CPU's BSEL: if equal, XOR will output a LO. Otherwise HI
A10	LED1	ZZ_BMC_ROLLING_BIOS_L	TP output	ROLLING BIOS flash control pin
B10	LED2	ZZ_SPA_SWITCH_EN	TP output	Connects to serial port Mux logic allowing SPA to route to back in 1U chassis with SOL enabled
D11	LED3	BMC_PWR_BTN_L	TP output	Power button signal from BMC to ICH3
A11	LED4	BMC_PS_PWR_ON_L	TP output	Power On signal to power supply
C11	LED5	RST_P6_PWR_GOOD	TP output	Chipset power good/rst signal
A6	SDA0	IPMB_I2C_5VSB_SDA	bidir	IPMB I2C data
B6	SCL0	IPMB_I2C_5VSB_SCL	bidir	IPMB I2C clock
B7	SDA1	SMB_I2C_3VSB_SDA	bidir	SMB I2C Bus data
D7	SCL1	SMB_I2C_3VSB_SCL	bidir	SMB I2C Bus clock
C8	SDA2	PB1_I2C_5VSB_SDA	bidir	BMC Private I2C Bus 1 - data.
A7	SCL2	PB1_I2C_5VSB_SCL	bidir	BMC Private I2C Bus 1 - clock.
B8	SDA3	SERIAL_TO_LAN_L	TP output	Serial bus cross-bar enable for null modem operation through BMC to LAN.
A8	SCL3	EMP_INUSE_L	input	This status signal from the front panel indicates that something is plugged into Serial 2 RJ45.
C9	SDA4	PB3_I2C_3V_SDA	bidir	BMC Private I2C Bus 3 - data
D9	SCL4	PB3_I2C_3V_SCL	bidir	BMC Private I2C Bus 3 - clock
B9	SDA5	PB4_I2C_3VSB_SDA	bidir	BMC Private I2C Bus 4 - data
A9	SCL5	PB4_I2C_3VSB_SCL	bidir	BMC Private I2C Bus 4 - clock
C1	TMS	BMC_TMS	input	Sahalee JTAG signal
D2	TCK	BMC_TCK	input	Sahalee JTAG signal
B2	TDI	BMC_TDI	input	Sahalee JTAG signal
B1	TDO	BMC_TDO	output	Sahalee JTAG signal
C2	TRST*	BMC_TRST_L	input	Sahalee JTAG signal
D3	TEST_MODE*	PULLUP	input	Sahalee test mode signal, should be pulled high.

Pin #	Pin Name	Signal	Type/ Config	Description
D6	AVDD	SB5V	pwr/gnd	
M1	VDD5V	SB5V	pwr/gnd	
E14	VDD5V	SB5V	pwr/gnd	
E4	IOVCC	SB3V	pwr/gnd	
N3	IOVCC	SB3V	pwr/gnd	
L10	IOVCC	SB3V	pwr/gnd	
G11	IOVCC	SB3V	pwr/gnd	
D10	IOVCC	SB3V	pwr/gnd	
H3	COREVCC	SB3V	pwr/gnd	
M8	COREVCC	SB3V	pwr/gnd	
G12	COREVCC	SB3V	pwr/gnd	
C7	COREVCC	SB3V	pwr/gnd	
B3	AVS	GND	pwr/gnd	
A2	AVSUB	GND	pwr/gnd	
J4	IOGND	GND	pwr/gnd	
L6	IOGND	GND	pwr/gnd	
L11	IOGND	GND	pwr/gnd	
C12	IOGND	GND	pwr/gnd	
C6	IOGND	GND	pwr/gnd	
G4	COREGND	GND	pwr/gnd	
L7	COREGND	GND	pwr/gnd	
H11	COREGND	GND	pwr/gnd	
D8	COREGND	GND	pwr/gnd	

An ADM1026 has been attached to the Private 1 I^2C bus for monitoring the system temperature, additional analog voltages, and the voltage identifications bits for both processors. The following table describes these added signals. The ADM1026 device also provides a PWM (Pulse Width Modulation) for fan speed control.

Table 20. ADM1026 Input Definition

Pin #	Pin Name	Signal	Type/ Config	Description
1	GPIO9	BMC_CPU2_IERR_L	input	This is the IERR signal from CPU2
2	GPIO8	BMC_CPU1_IERR_L	input	This is the IERR signal from CPU1
3	FAN0/GPIO0	BMC_DIS_CPU1_L	output	
4	FAN1/GPIO1	BMC_DIS_CPU1_L	output	
5	FAN2/GPIO2	VID_CPU2<0>	input	
6	FAN3/GPIO3	VID_CPU2<1>	input	
7	VDD	VCC3	pwr/gnd/in	
8	DGND	GND	pwr/gnd	
9	FAN4/GPIO4	VID_CPU2<2>	input	
10	FAN5/GPIO5	VID_CPU2<3>	input	
11	FAN6/GPIO6	VID_CPU2<4>	input	
12	FAN7/GPIO7	VID_CPU1<0>	input	
13	SCL	PB1_I2C_5VSB_SCL	bidir	BMC Private I2C Bus 1 - clock
14	SDA	PB1_I2C_5VSB_SDA	bidir	BMC Private I2C Bus 1 - data
15	ADDR/NTESTOUT	PD_HEC5_ADDR	input	I2C address selection signal - I2C addr = 0X58
16	CHS_INT	NSI_CHASSIS_INTRUSION	input	Chassis intrusion signal
17	INT*	TP_HEC5_INT_L	output	This pin does not yet have a specified connection.
18	PWM	FAN_PWM_CNTRL	output	Fan speed control signal
19	RESET_STBY*	RST_BMC_RST_L	output	AC PowerOn reset
20	RESET*	TP_HEC5_RESET_L	in/out	This pin does not yet have a specified connection.
21	AGND	GND	pwr/gnd	
22	STBY_VDD	P3V3_STBY	pwr/gnd/in	
23	DAC	TP_HEC5_DAC	output	This pin does not yet have a specified connection.
24	VREF	VREF_A_BMC_2P5V	output	Analog input reference to Sahalee
25	D1-/NTESTIN	ZZ_CPU1_THERMDC	output	
26	D1+	ZZ_CPU1_THERMDA	input	
27	D2-/AIN9	ZZ_CPU2_THERMDC	output	
28	D2+/AIN8	ZZ_CPU2_THERMDA	input	
29	VBAT	P2V5_NIC	input	Baseboard P2V5_NIC monitor
30	+5V	P5V	input	Baseboard P5V monitor
31	-12V	N12V	input	Baseboard N12V monitor
32	+12V	P12V	input	Baseboard P12V monitor
33	VCCP	P_VCCP	input	Baseboard P_VCCP monitor
34	AIN7	P1V2	input	Baseboard P1V2 monitor
35	AIN6	P1V25_VTT	input	Baseboard P1V25_VTT monitor
36	AIN5	P12V_VRM_SCALED	input	External attenuator=232/(232+1k)~0.19
37	AIN4	P1V8	input	Baseboard P1V8 monitor
38	AIN3	P2V5	input	Baseboard P2V5 monitor

Pin #	Pin Name	Signal	Type/ Config	Description
39	AIN2	P5V_STBY_SCALED	input	External attenuator=1k/(1k+1k)=0.5
40	AIN1	P1V8_STBY	input	Baseboard P1V8_STBY monitor
41	AIN0	P3V3_VAUX	input	External attenuator=499k/(499+365~=0.58
42	THERM*/GPIO16	TP_HEC5_GPIO16	gpio	This pin does not yet have a specified connection.
43	GPIO15	BMC_CPU2_THRMTRIP_L	input	Processor Thermal Trip signal from CPU2
44	GPIO14	BMC_CPU1_THRMTRIP_L	input	Processor Thermal Trip signal from CPU1
46	GPIO13	VID_CPU1<3>	input	
45	GPIO12	VID_CPU1<4>	input	
47	GPIO11	VID_CPU1<2>	input	
48	GPIO10	VID_CPU1<1>	input	

5.1.1   Fault Resilient Booting

The Sahalee BMC implements Fault Resilient Booting (FRB) levels 1, 2, and 3. If the default bootstrap processor (BSP) fails to complete the boot process, FRB attempts to boot using an alternate processor.

- FRB level 1 is for recovery from a BIST failure detected during POST. This FRB recovery is fully handled by BIOS code.

- FRB level 2 is for recovery from a watchdog timeout during POST. The watchdog timer for FRB level 2 detection is implemented in the Sahalee BMC.

- FRB level 3 is for recovery from a watchdog timeout on hard reset or power-up. The Sahalee BMC provides hardware functionality for this level of FRB.

5.1.1.1   FRB-1

In a multiprocessor system, the BIOS register the application processors in the MP table and the ACPI tables. When started by the BSP, if an AP fails to complete initialization within a certain time, it is assumed nonfunctional. If the BIOS detects that an application processor has failed BIST or is nonfunctional, it requests the BMC disable that processor. The BMC then generates a system reset while disabling the processor; the BIOS will not see the bad processor in the next boot cycle. The failing AP is not listed in the MP table (refer to the *Multi-Processor Specification, Rev. 1.4*), nor in the ACPI APIC tables, and is invisible to the operating system. If the BIOS detects that the BSP has failed BIST, it sends a request to BMC to disable the present processor. If there is no alternate processor available, the BMC beeps the speaker and halts the system. If BMC can find another processor, BSP ownership is transferred to that processor via a system reset.

5.1.1.2   FRB-2

The second watchdog timer (FRB-2) in the BMC is set for approximately 6 minutes by BIOS and is designed to guarantee that the system completes BIOS POST. The FRB-2 timer is enabled before the FRB-3 timer is disabled to prevent any "unprotected" window of time.

Near the end of POST, before the option ROMs are initialized, the BIOS disables the FRB-2 timer in the BMC. If the system contains more than 1 GB of memory and the user chooses to test every DWORD of memory, the watchdog timer is disabled before the extended memory test starts, because the memory test can take more than 6 minutes under this configuration. If the system hangs during POST, the BIOS does not disable the timer in the BMC, which generates an asynchronous system reset (ASR).

5.1.1.3   FRB-3

The first timer (FRB-3) starts counting down whenever the system comes out of hard reset, which is usually about 5 seconds. If the BSP successfully resets and starts executing, the BIOS disables the FRB-3 timer in the BMC by de-asserting the FRB3_TIMER_HLT* signal (GPIO) and the system continues with the POST. If the timer expires because of the BSP's failure to fetch or execute BIOS code, the BMC resets the system and disables the failed processor. The system continues to change the bootstrap processor until the BIOS POST gets past disabling the FRB-3 timer in the BMC. The BMC sounds beep codes on the speaker, if it fails to find a good processor. The process of cycling through all the processors is repeated upon system reset or power cycle.

5.2   System Reset Control

Reset circuitry on the server board SE7500WV2 looks at resets from the front panel, ICH3-S, ITP, and the processor subsystem to determine proper reset sequencing for all types of resets. The reset logic is designed to accommodate several methods to reset the system, which can be divided into the following categories:

- Power-up reset
- Hard reset
- Soft (programmed) reset

The following subsections describe each type of reset.

5.2.1   Power-up Reset

When the system is disconnected from AC power, all logic on the server board is powered off. When a valid input (AC) voltage level is provided to the power supply, 5-volt standby power will be applied to the server board. The baseboard has a 5-volt to 3.3-volt regulator to produce 3.3-volt standby voltage. A power monitor circuit on 3.3-volt standby will assert BMCRST_L, causing the BMC to reset. The BMC is powered by 3.3-volt standby and monitors and controls key events in the system related to reset and power control.

After the system is turned on, the power supply will assert the RST_PWRGD_PS signal after all voltage levels in the system have reached valid levels. The BMC receives RST_PWRGD_PS and after 500 ms asserts RST_P6_PWR_GOOD, which indicates to the processors and ICH3-S that the power is stable. Upon RST_P6_PWR_GOOD assertion, the ICH3-S will toggle PCI reset.

5.2.2   Hard Reset

A hard reset can be initiated by resetting the system through the front panel switch. During the reset, the Sahalee BMC de-asserts RST_P6_PWR_GOOD. After 500 ms, it is reasserted, and the power-up reset sequence is completed.

The Sahalee BMC is not reset by a hard reset; it is only reset when AC power is applied to the system.

5.2.3   Soft Reset

A soft reset causes the processors to begin execution in a known state without flushing caches or internal buffers. Soft resets can be generated by the keyboard controller located in the SIO, by the ICH3-S, or by the operating system.

5.3   Intelligent Platform Management Buses (IPMB)

Management controllers (and sensors) communicate on the I^2C-based Intelligent Platform Management Bus. A bit protocol, defined by the *I^2C Bus Specification*, and a byte-level protocol, defined by the *Intelligent Platform Management Bus Communications Protocol Specification*, provide an independent interconnect for all devices operating on this I^2C bus.

The IPMB extends throughout the server board and system chassis. An added layer in the protocol supports transactions between multiple servers on Inter-Chassis Management Bus (ICMB) I^2C segments.

The server board provides a 3-pin IPMB connector to support add-in cards with IPMB interface.

In addition to the "public" IPMB, the BMC also has three private I^2C busses. The BMC is the only master on the private busses. The following table lists all server board connections to the Sahalee BMC private I^2C busses.

Table 21. SE7500WV2 I2C Address Map

I^2C Bus	I2C Addr	Device
PB1	0x58	Heceta5
	0x60	SIO
PB3	0x30	CPU1 therm sensor
	0x32	CPU2 therm sensor
	0x44	ICH3
	0x60	MCH
	0xA0	DIMM1
	0xA2	DIMM3
	0xA4	DIMM5
	0xA6	CPU1 SEEPROM
	0xA8	DIMM2
	0xAA	DIMM4
	0xAC	DIMM6
	0xAE	CPU2 SEEPROM
	0xC4	P64H2
	0xD2	CK408B
PB4		NIC

5.4   Inter Chassis Management Bus (ICMB)

The BMC on the server board SE7500WV2 has built in support for ICMB interface. An optional ICMB card is required to use this feature because the ICMB transceivers are not provided on the server board. A 5-pin ICMB connector on the SE7500WV2 board provides the interface to the ICMB module.

5.5   Error Reporting

This section documents the types of system bus error conditions monitored by the SE7500WV2 board set.

5.5.1   Error Sources and Types

One of the major requirements of server management is to correctly and consistently handles system errors. System errors on the SE7500WV2, which can be disabled and enabled individually, can be categorized as follows:

- PCI bus
- Processor bus errors
- Memory single- and multi-bit errors
- General Server Management sensors

On the SE7500WV2 platform, the general server management sensors are managed by the Sahalee BMC.

5.5.2   PCI Bus Errors

The PCI bus defines two error pins, PERR# and SERR#, for reporting PCI parity errors and system errors, respectively. In the case of PERR#, the PCI bus master has the option to retry the offending transaction, or to report it using SERR#. All other PCI-related errors are reported by SERR#. SERR# is routed to NMI if enabled by BIOS.

5.5.3   Intel® Xeon™ Processor Bus Errors

The MCH supports the data integrity features supported by the Xeon bus, including address, request, and response parity. In addition, the MCH can generate BERR# on unrecoverable errors detected on the processor bus. Unrecoverable errors are routed to an NMI by the BIOS.

5.5.4   Memory Bus Errors

The MCH is programmed to generate an SMI on single-bit or double-bit data errors in the memory array if ECC memory is installed. The MCH performs the scrubbing. The SMI handler records the error and the DIMM location to the system event log.

5.5.5 Fault and Status LEDs

The server board SE7500WV2 uses system fault/status LEDs in many areas of the board. There are fault LEDs for the memory DIMMs, the fan headers, and processors. There are also status LEDs for 5-volt stand-by and system status indication. A blue LED is provided as a system ID LED. When the error reporting system determines there is a problem with any device, then it will light the LED by the failing component. In the event of a power switch power down or loss of AC, the status of all baseboard fault LEDs will be remembered and restored by BMC when AC is restored. Fault LEDs will only be reset when a Front Panel Reset is performed with main power available to the system or under control of an IPMI command.

5.5.5.1 DIMM LEDs

One LED for each DIMM will be illuminated if that DIMM has an uncorrectable or multi-bit memory ECC. These LEDs will maintain the same state across power switch power down or loss of AC.

5.5.5.2 CPU LEDs

There is one LED for each CPU. This LED will be illuminated if the associated processor has been disabled. These LEDs will maintain the same state across power switch power down or loss of AC.

5.5.5.3 Fan LEDs

One LED is provided for each fan header. This LED will be illuminated if the associated fan fails. These LEDs will maintain the same state across power switch power down or loss of AC. There is a consolidated fan fail LED for the fans powered by the fan assembly header (J3J2).

5.5.5.4 5VSB Status LED

One single-color LED is located next to the main power connector. This LED indicates the presence of 5-volt stand-by when AC power is applied to the system. AC is applied to the system as soon as the AC cord is plugged into the power supply.

5.5.5.5 System Status LED

The server board SE7500WV2 has a System Status LED, which can be found next to the PORT80 diagnostic LEDs located near the back edge of the baseboard. This LED is tied to the front panel System Status LED and should reflect the same system status. The LED is a multi colored LED. The following table describes what each state signifies:

Table 22. System Status LEDs

LED	Color	State	Description
System Status [on standby power]	Green	ON	Running / Normal operation
		Blink	Degraded
	Amber	ON	Critical or Non-Recoverable Condition.
		Blink	Non-Critical condition.
	Off	OFF	POST / System Stop.

5.5.5.5.1   *System Status Indications*

Critical Condition

Any critical or non-recoverable threshold crossing associated with the following events:

- Temperature, Voltage, or Fan critical threshold crossing.

- Power Subsystem Failure. The BMC asserts this failure whenever it detects a power control fault (e.g., the BMC detects that the system power is remaining ON even though the BMC has disserted the signal to turn off power to the system.
  A hot-swap backplane would use the *Set Fault Indication* command to indicate when one or more of the drive fault status LEDs are asserted on the hot-swap backplane.

- The system is unable to power up due to incorrectly installed processor(s), or processor incompatibility.

- Satellite controller sends a critical or non-recoverable state, via the *Set Fault Indication* command to the BMC.

- "Critical Event Logging" errors.

Non-Critical Condition

- Temperature, Voltage, or Fan non-critical threshold crossing.

- Chassis Intrusion.

- Satellite controller sends a non-critical state, via the *Set Fault Indication* command, to the BMC.

- *Set Fault Indication* Command.

Degraded Condition

- Non-redundant power supply operation. This only applies when the BMC is configured for a redundant power subsystem. The power unit configuration is configured via OEM SDR records.

- A processor is disabled by FRB or BIOS.

- BIOS has disabled or mapped out some of the system memory.

5.5.5.6   ID LED

The blue ID LED, located at the back edge of the baseboard near the speaker, is used to help locate a given server platform requiring service when installed in a multi-system rack. The LED is lit when the front panel ID button is pressed and it is turned off when the button is pressed again. A user-defined interface can be developed to activate the ID LED remotely.

5.5.5.7 POST Code Diagnostic LEDs

To help diagnose POST failures, a set of four bi-color diagnostic LEDs is located on the back edge of the baseboard. Each of the four LEDs can have one of four states: Off, Green, Red, or Amber. During the POST process, each light sequence represents a specific Port-80 POST code. If a system should hang during POST, the diagnostic LEDs will present the last test executed before the hang. When reading the lights, the LEDs should be observed from the back of the system. The most significant bit (MSB) is the first LED on the left, and the least significant bit (LSB) is the last LED on the right.

Table 23. Boot Block POST Progress Codes

	Diagnostic LED Decoder G=Green, R=Red, A=Amber				Description
	Hi			**Low**	
10h	Off	Off	Off	R	The NMI is disabled. Start Power-on delay. Initialization code checksum verified.
11h	Off	Off	Off	A	Initialize the DMA controller, perform the keyboard controller BAT test, start memory refresh, and enter 4 GB flat mode.
12h	Off	Off	G	R	Get start of initialization code and check BIOS header.
13h	Off	Off	G	A	Memory sizing.
14h	Off	G	Off	R	Test base 512K of memory. Return to real mode. Execute any OEM patches and set up the stack.
15h	Off	G	Off	A	Pass control to the uncompressed code in shadow RAM. The initialization code is copied to segment 0 and control will be transferred to segment 0.
16h	Off	G	G	R	Control is in segment 0. Verify the system BIOS checksum. If the system BIOS checksum is bad, go to checkpoint code E0h. Otherwise, going to checkpoint code D7h.
17h	Off	G	G	A	Pass control to the interface module.
18h	G	Off	Off	R	Decompress of the main system BIOS failed.
19h	G	Off	Off	A	Build the BIOS stack. Disable USB controller. Disable cache.
1Ah	G	Off	G	R	Uncompress the POST code module. Pass control to the POST code module.
1Bh	A	R	Off	R	Decompress the main system BIOS runtime code.
1Ch	A	R	Off	A	Pass control to the main system BIOS in shadow RAM.
E0h	R	R	R	Off	Start of recovery BIOS. Initialize interrupt vectors, system timer, DMA controller, and interrupt controller.
E8h	A	R	R	Off	Initialize extra module if present.
E9h	A	R	R	G	Initialize floppy controller.
EAh	A	R	A	Off	Try to boot floppy diskette.
EBh	A	R	A	G	If floppy boot fails, intialize ATAPI hardware.
ECh	A	A	R	Off	Try booting from ATAPI CD-ROM drive.
EEh	A	A	A	Off	Jump to boot sector.
EFh	A	A	A	G	Disable ATAPI hardware.

Table 24. POST Progress Code Table

	Diagnostic LED Decoder G=Green, R=Red, A=Amber				Description
	Hi			**Low**	
20h	Off	Off	R	Off	Uncompress various BIOS Modules
22h	Off	Off	A	Off	Verify password Checksum
24h	Off	G	R	Off	Verify CMOS Checksum.
26h	Off	G	A	Off	Read Microcode updates from BIOS ROM.
28h	G	Off	R	Off	Initializing the processors. Set up processor registers. Select least featured processor as the BSP.
2Ah	G	Off	A	Off	Go to Big Real Mode
2Ch	G	G	R	Off	Decompress INT13 module
2Eh	G	G	A	Off	Keyboard Controller Test: The keyboard controller input buffer is free. Next, issuing the BAT command to the keyboard controller
30h	Off	Off	R	R	Keyboard/Mouse port swap, if needed
32h	Off	Off	A	R	Write Command Byte 8042: The initialization after the keyboard controller BAT command test is done. The keyboard command byte will be written next.
34h	Off	G	R	R	Keyboard Init: The keyboard controller command byte is written. Next, issuing the pin 23 and 24 blocking and unblocking commands
36h	Off	G	A	R	Disable and initialize 8259
38h	G	Off	R	R	Detect Configuration Mode, such as CMOS clear.
3Ah	G	Off	A	R	Chipset Initialization before CMOS initialization
3Ch	G	G	R	R	Init System Timer: The 8254 timer test is over. Starting the legacy memory refresh test next.
3Eh	G	G	A	R	Check Refresh Toggle: The memory refresh line is toggling. Checking the 15 second on/off time next
40h	Off	R	Off	Off	Calculate CPU speed
42h	Off	R	G	Off	Init interrupt Vectors: Interrupt vector initialization is done.
44h	Off	A	Off	Off	Enable USB controller in chipset
46h	Off	A	G	Off	Initialize SMM handler. Initialize USB emulation.
48h	G	R	Off	Off	Validate NVRAM areas. Restore from backup if corrupted.
4Ah	G	R	G	Off	Load defaults in CMOS RAM if bad checksum or CMOS clear jumper is detected.
4Ch	G	A	Off	Off	Validate date and time in RTC.
4Eh	G	A	G	Off	Determine number of micro code patches present
50h	Off	R	Off	R	Load Micro Code To All CPUs
52h	Off	R	G	R	Scan SMBIOS GPNV areas
54h	Off	A	Off	R	Early extended memory tests
56h	Off	A	G	R	Disable DMA
58h	G	R	Off	R	Disable video controller
5Ah	G	R	G	R	8254 Timer Test on Channel 2
5Ch	G	A	Off	R	Enable 8042. Enable timer and keyboard IRQs. Set Video Mode: Initialization before setting the video mode is complete. Configuring the monochrome mode and color mode settings next.

	Diagnostic LED Decoder G=Green, R=Red, A=Amber				Description
	Hi			**Low**	
5Eh	G	A	G	R	Init PCI devices and motherboard devices. Pass control to video BIOS. Start serial console redirection.
60h	Off	R	R	Off	Initialize memory test parameters
62h	Off	R	A	Off	Initialize AMI display manager Module. Initialize support code for headless system if no video controller is detected.
64h	Off	A	R	Off	Start USB controllers in chipset
66h	Off	A	A	Off	Set up video parameters in BIOS data area.
68h	G	R	R	Off	Activate ADM: The display mode is set. Displaying the power-on message next.
6Ah	G	R	A	Off	Initialize language module. Display splash logo.
6Ch	G	A	R	Off	Display Sign on message, BIOS ID and processor information.
6Eh	G	A	A	Off	Detect USB devices
70h	Off	R	R	R	Reset IDE Controllers
72h	Off	R	A	R	Displaying bus initialization error messages.
74h	Off	A	R	R	Display Setup Message: The new cursor position has been read and saved. Displaying the Hit Setup message next.
76h	Off	A	A	R	Ensure Timer Keyboard Interrupts are on.
78h	G	R	R	R	Extended background memory test start
7Ah	G	R	A	R	Disable parity and NMI reporting.
7Ch	G	A	R	R	Test 8237 DMA Controller: The DMA page register test passed. Performing the DMA Controller 1 base register test next
7Eh	G	A	A	R	Init 8237 DMA Controller: The DMA controller 2 base register test passed. Programming DMA controllers 1 and 2 next.
80h	R	Off	Off	Off	Enable Mouse and Keyboard: The keyboard test has started. Clearing the output buffer and checking for stuck keys. Issuing the keyboard reset command next
82h	R	Off	G	Off	Keyboard Interface Test: A keyboard reset error or stuck key was found. Issuing the keyboard controller interface test command next.
84h	R	G	Off	Off	Check Stuck Key Enable Keyboard: The keyboard controller interface test completed. Writing the command byte and initializing the circular buffer next.
86h	R	G	G	Off	Disable parity NMI: The command byte was written and global data initialization has completed. Checking for a locked key next
88h	A	Off	Off	Off	Display USB devices
8Ah	A	Off	G	Off	Verify RAM Size: Checking for a memory size mismatch with CMOS RAM data next
8Ch	A	G	Off	Off	Lock out PS/2 keyboard/mouse if unattended start is enabled.
8Eh	A	G	G	Off	Init Boot Devices: The adapter ROM had control and has now returned control to BIOS POST. Performing any required processing after the option ROM returned control.
90h	R	Off	Off	R	Display IDE mass storage devices.
92h	R	Off	G	R	Display USB mass storage devices.
94h	R	G	Off	R	Report the first set of POST Errors To Error Manager.
96h	R	G	G	R	Boot Password Check: The password was checked. Performing any required programming before Setup next.

Diagnostic LED Decoder G=Green, R=Red, A=Amber				Description
Hi			**Low**	
98h A	Off	Off	R	Float Processor Initialize: Performing any required initialization before the coprocessor test next.
9Ah A	Off	G	R	Enable Interrupts 0,1,2: Checking the extended keyboard, keyboard ID, and NUM Lock key next. Issuing the keyboard ID command next
9Ch A	G	Off	R	Init FDD Devices. Report second set of POST errors To Error messager
9Eh A	G	G	R	Extended background memory test end
A0h R	Off	R	Off	Prepare And Run Setup: Error manager displays and logs POST errors. Waits for user input for certain errors. Execute setup.
A2h R	Off	A	Off	Set Base Expansion Memory Size
A4h R	G	R	Off	Program chipset setup options, build ACPI Tables, build INT15h E820h table
A6h R	G	A	Off	Set Display Mode
A8h A	Off	R	Off	Build SMBIOS table and MP tables.
AAh A	Off	A	Off	Clear video screen.
ACh A	G	R	Off	Prepare USB controllers for operating system
AEh A	G	A	Off	One Beep to indicate end of POST. No beep if silent boot is enabled.
000h Off	Off	Off	Off	POST completed. Passing control to INT 19h boot loader next.

5.5.6   Temperature Sensors

The server board SE7500WV2 has the ability to measure system and board temperature from a variety of sources. The first is located inside the Heceta chip (U6G1) and is used to measure the baseboard temperature. In addition, diodes located inside each processor are used by the SE7500WV2 to monitor temperature at the processors. When installed in either the Intel SR1300 or SR2300 server chassis, the SE7500WV2 also uses a temperature sensor on the front panel to measure ambient temperature and will boost the fans depending on the reading it receives from these sensors.

6.   BIOS

This section describes the BIOS-embedded software for the server board SE7500WV2. This section also describes BIOS support utilities that are required for system configuration (ROM resident) and flash ROM update (not ROM resident). The BIOS contains standard PC-compatible basic input/output (I/O) services and standard Intel® server features.

The BIOS is implemented as firmware that resides in the flash ROM. Support for applicable baseboard peripheral devices (SCSI, NIC, video adapters, etc.) that are also loaded into the baseboard flash ROM are not specified in this document. Hooks are provided to support adding BIOS code for these adapters. The binaries for these must be obtained from the peripheral device manufacturers and loaded into the appropriate locations.

6.1   System Flash ROM Layout

The flash ROM contains system initialization routines, the BIOS Setup Utility, and runtime support routines. The exact layout is subject to change, as determined by Intel. A 16 KB user block is available for user ROM code or custom logos. A 96 KB area is used to store the string database. The flash ROM also contains initialization code in compressed form for on-board peripherals, like SCSI and video controllers.

The complete ROM is visible, starting at physical address 4 GB minus the size of the flash ROM device. Only the BIOS needs to know the exact map. The BIOS image contains all of the BIOS components at appropriate locations. The Flash Memory Update utility loads the BIOS image minus the recovery block to the flash.

Because of shadowing, none of the flash blocks is visible at the aliased addresses below 1 MB.

A 16 KB parameter block in the flash ROM is dedicated to storing configuration data that controls the system configuration (ESCD) and the on-board SCSI configuration. Application software must use standard APIs to access these areas; application software cannot access the data directly.

6.2   Memory

The following is a list of memory specifications that the system BIOS supports:

- Only registered DDR200 or DDR266 registered ECC memory is supported. When populated with more than 4 GB of memory, the memory between 4 GB and 4 GB minus 256 MB is remapped and may not accessible for use by the operating system and may be lost to the user. This area is reserved for the BIOS, for APIC configuration space, for PCI adapter interface, and for virtual video memory space. This memory space is also remapped if the system is populated with memory configurations between 3.75 GB and 4 GB.

- The system BIOS supports registered DIMMs with CL=2 components and CL=2.5 components when available.

- The baseboard is hard-wired for 2-way interleave and the system BIOS supports only 2-way interleaving.

- The system BIOS supports only ECC memory.

- Each memory bank can have different size DIMMs. Memory timing defaults to the slowest DIMM. Intel only tests identical DIMM sizes in the SE7500WV2 server board.

All DIMMs must use SPD EEPROM to be recognized by the BIOS. Mixing vendors of DIMMs is supported but it is not recommended because the system defaults to the slowest speed that will work with all of the vendors' DIMMs.

6.2.1 Memory Configuration

The server board SE7500WV2 uses the Intel E7500 chipset to configure the system baseboard memory.

The SE7500WV2 server BIOS is responsible for configuring and testing the system memory. The configuration of the system memory involves probing the memory modules for their characteristics and programming the chipset for optimum performance.

When the system comes out of reset, the main memory is not usable. The BIOS verifies that the memory subsystem is functional. It has knowledge of the memory subsystem and it knows the type of memory, the number of DIMM sites, and their locations.

6.2.2 Memory Sizing and Initialization

During POST, the BIOS tests and sizes memory, and configures the memory controller. The BIOS determines the operational mode of the MCH based on the number of DIMMS installed and the type, size, speed, and memory attributes found on the on-board EEPROM or serial presence detect (SPD) of each DIMM.

The memory system is based on rows. Since the server board SE7500WV2 supports a 2-way interleave, DIMMs must be populated in pairs. This means two DIMMs are required to constitute a row. Although DIMMs within a row must be identical, the BIOS supports various DIMM sizes and configurations allowing the rows of memory to be different. Memory sizing and configuration is guaranteed only for DIMMs listed on the Intel tested memory list. Intel only tests identical DIMMs in the SE7500WV2 server board.

The memory-sizing algorithm determines the size of each row of DIMMs. The BIOS tests extended memory according to the option selected in the BIOS Setup Utility. The total amount of configured memory can be found using INT 15h, AH = 88h; INT 15h, function E801h, or INT 15h, function E820h.

Because the system supports up to 6 GB of memory, the BIOS creates a hole just below 4 GB to accommodate the system BIOS flash, APIC memory, and memory-mapped I/O located on 32-bit PCI devices. The size of this hole depends upon the number of PCI cards and the memory mapped resources requested by them. It is typically less than 128 MB.

6.2.3   ECC Initialization

Because only ECC memory is supported, the BIOS must initialize all memory locations before using them. The BIOS fills the base memory before base memory testing and it postpones the initialization of the rest of the memory until just before the extended memory test. While initializing base memory, the BIOS must cover the SMRAM and shadow area (0c000h – 0fffffh).

Note: ECC memory initialization cannot be aborted and may result in a noticeable delay depending on the amount of memory in the system.

6.2.4   Memory Remapping

During POST memory testing, the detection of single-bit and multi-bit errors in DIMM banks is enabled. If a single-bit error is detected, a single DIMM number will be identified. If a multiple-bit error is detected, a bank of DIMMs will be identified. The BIOS logs all memory errors into the System Event Log (SEL).

If an error is detected, the BIOS will reduce the usable memory so that the byte containing the error is no longer accessible. This prevents a single-bit error (SBE) from becoming a multi-bit error (MBE) after the system has booted, and it prevents SBEs from being detected and logged each time the failed location(s) are accessed. This is done automatically by the BIOS during POST. User intervention is not required.

Memory remapping can occur during base memory testing or during extended memory testing. If remapping occurs during the base memory testing, the SEL event is not logged until after the BIOS remaps the memory and successful configures and tests 8 MB of memory. In systems where all memory is found to be unusable, only the BIOS beep codes indicate the memory failure. Once the BIOS locates a functioning bank of memory, remapping operations and other memory errors are logged into the SEL and reported to the user at the completion of POST.

6.2.5   DIMM Failure LED

The server board SE7500WV2 provides DIMM failure LEDs located next to each DIMM slot on the baseboard. The DIMM failure LEDs are used to indicate double-bit DIMM errors. If a double-bit error is detected during POST, the BIOS sends a *Set DIMM State* command to the BMC indicating the DIMM LED to be lit.

6.3   Processors

The BIOS determines the processor stepping, cache size, etc through the CPUID instruction. The requirements are that all processors in the system must operate at the same frequency and have the same cache sizes. No mixing of product families supported.

Processors run at a fixed speed and cannot be programmed to operate at a lower or higher speed.

6.4 Extended System Configuration Data (ESCD), Plug and Play (PnP)

The system BIOS supports industry standards for making the system Plug-and-Play ready: Refer to the following reference documents:

- *Advanced Configuration and Power Interface Specification*
- *PCI Local Bus Specification*
- *PCI BIOS Specification*
- *System Management BIOS Reference Specification*

In addition, refer to the relevant sections of the following specifications:

- *Extended System Configuration Data Specification*
- *Plug and Play ISA Specification*
- *Plug and Play BIOS Specification*

6.4.1 Resource Allocation

The system BIOS identifies, allocates, and initializes resources in a manner consistent with other Intel servers. The BIOS scans for the following, in order:

1. ISA devices: Although add-in ISA devices are not supported on these systems, some standard PC peripherals may require ISA-style resources. Resources for these devices are reserved as needed.

2. Add-in video graphics adapter (VGA) devices: If found, the BIOS initializes and allocates resources to these devices.

3. PCI devices: The BIOS allocates resources according to the parameters set up by the System Setup Utility and as required by the *PCI Local Bus Specification*, Revision 2.2 and *PCI –X Addendum to the PCI Local Bus Specification, Revision 1.0a*.

The system BIOS Power-on Self Test (POST) guarantees there are no resource conflicts prior to booting the system. Note that PCI device drivers must support sharing IRQs, which should not be considered a resource conflict. Only four legacy IRQs are available for use by PCI devices. Therefore, most of the PCI devices share legacy IRQs. In SMP mode, the I/O APICs are used instead of the legacy "8259-style" interrupt controller. There is very little interrupt sharing in SMP mode.

6.4.2 PnP ISA Auto-Configuration

The system BIOS does the following:

- Supports relevant portions of the *Plug and Play ISA Specification*, Revision 1.0a and the *Plug and Play BIOS Specification*, Revision 1.0A.

- Assigns I/O, memory, direct memory access (DMA) channels, and IRQs from the system resource pool to the embedded PnP Super I/O device.

It does not support add-in PnP ISA devices.

6.4.3   PCI Auto-Configuration

The system BIOS supports the INT 1Ah, AH = B1h functions, in conformance with the *PCI Local Bus Specification*, Revision 2.1. The system BIOS also supports the 16- and 32-bit protected mode interfaces as required by the *PCI BIOS Specification*, Revision 2.1.

Beginning at the lowest device, the BIOS uses a "depth-first" scan algorithm to enumerate the PCI buses. Each time a bridge device is located, the bus number is incremented and scanning continues on the secondary side of the bridge until all devices on the current bus are scanned.

The BIOS then scans for PCI devices using a "breadth-first" search. All devices on a given bus are scanned from lowest to highest before the next bus number is scanned.

The system BIOS POST maps each device into memory and/or I/O space, and assigns IRQ channels as required. The BIOS programs the PCI-ISA interrupt routing logic in the chipset hardware to steer PCI interrupts to compatible ISA IRQs.

The BIOS dispatches any option ROM code for PCI devices to the DOS compatibility hole (C0000h to E7FFFh) and transfers control to the entry point. Because the DOS compatibility hole is a limited resource, system configurations with a large number of PCI devices may encounter a shortage of this resource. If the BIOS runs out of option ROM space, some PCI option ROMs are not executed and a POST error is generated. The scanning of PCI option ROMs can be controlled on a slot-by-slot basis in BIOS setup.

Drivers and/or the operating system can detect installed devices and determine resource consumption using the defined PCI, legacy PnP BIOS, and/or ACPI BIOS interface functions.

6.5   NVRAM API

The non-volatile RAM (NVRAM) API and the PCI data records are not supported by the system BIOS. The configuration information of the PCI devices is stored in ESCD. The System Setup Utility can update the ESCD to change the IRQ assigned to a PCI device.

6.6   Legacy ISA Configuration

Legacy ISA add-in devices are not supported.

6.7   Automatic Detection of Video Adapters

The BIOS detects video adapters in the following order:

1. Off-board PCI

2. On-board PCI

The on-board (or off-board) video BIOS is shadowed, starting at address C0000h, and is initialized before memory tests begin in POST. Precedence is always given to off-board devices.

6.8   Keyboard / Mouse Configuration

The BIOS will support either a mouse or a keyboard in the single PS/2 connector. The BIOS will support both a keyboard and mouse if a Y-cable is used with the single PS/2 connector. The devices are detected during POST and the keyboard controller is programmed accordingly. Hot plugging of a keyboard from the PS/2 connector using DOS is supported by the system.

6.8.1   Boot without Keyboard and/or Mouse

The system can boot with or without a keyboard and/or mouse. Setup does not include an option to disable them. The presence of the keyboard and mouse is detected automatically during POST, and, if present, the keyboard is tested. The BIOS displays the message "Keyboard Detected" if it detects a keyboard during POST and it displays the message "Mouse Initialized" if it detects a mouse during POST. The system does not halt for user intervention on errors if either the keyboard or the mouse is not detected.

6.9   Floppy Drives

The SE7500WV2 server BIOS supports floppy controllers and floppy drives that are compatible with IBM* XT/AT standards. Most floppy controllers have support for two floppy drives although such configurations are rare. At a minimum, the SE7500WV2 BIOS supports 1.44 MB and 2.88 MB floppy drives. LS-120 floppy drives are attached to the IDE controller and are covered elsewhere.

The BIOS does not attempt to auto-detect the floppy drive because there is no reliable algorithm for detecting the floppy drive type if no media is installed. The BIOS auto-detects the floppy media if the user specifies the floppy drive type through setup.

See Table 25 for details on various floppy types supported by each floppy drive. The 1.25/1.2 MB format is primarily used in Japan. 1.25/1.2 MB floppies use the same raw media as the 1.44 MB floppies, but must be read using 3-mode drives. In order to access the 1.25/1.2 MB floppies, the BIOS must change the spindle speed to 360 rpm. Please note that the 1.44 MB media uses spindle speed 300 RPM. The DENSSEL (density select) pin on a 3-mode floppy drives selects the spindle speed. The spindle rotates at 300 RPM when DENSSEL signal is high. The BIOS sets the spindle speed to match the media.

Table 25. Allowed Combinations of Floppy Drive and Floppy Media

Floppy Drive	Floppy Format	Note
1.44 MB (3 mode)	1.25 MB (Toshiba) 1.25 MB (NEC PC98) 1.44 MB	Floppies formatted under 1.25 MB NEC* PC98 format require a special driver. The BIOS has native support for 1.25 MB Toshiba format.
1.44 MB (ordinary)	1.44 MB	DENSEL pin is ignored by these floppy drives
2.88 MB (3 mode)	1.25 MB (Toshiba) 1.25 MB (NEC PC98) 1.44 MB 2.88 MB	Floppies formatted under 1.25 MB NEC PC98 format require special driver. The BIOS has native support for 1.25 MB Toshiba format
2.88 MB (ordinary)	1.44 MB 2.88 MB	The DENSEL pin is ignored by these floppy drives

The BIOS provides a setup option to disable the floppy controller. In addition, some platforms support the 3-mode floppy BIOS extension specification, revision 1.0. This specification defines a 32-bit protected mode interface that can be invoked from a 32-bit operating system.

Note: The recovery BIOS requires a 1.44 MB media in a 1.44 MB floppy drive or LS-120 drive.

6.10 Universal Serial Bus (USB)

The SE7500WV2 server BIOS supports USB keyboard, mouse and boot devices. The SE7500WV2 server platform contains two USB host controllers. Each host controller includes the root hub and two USB ports. During POST, the BIOS initializes and configures the root hub ports and looks for a keyboard, mouse, boot device, and the USB hub and enables them.

The BIOS implements legacy USB keyboard support. USB legacy support in BIOS translates commands that are sent to the PS/2 devices into the commands that USB devices can understand. It also makes the USB keystrokes and the USB mouse movements appear as if they originated from the standard PS/2 devices.

6.11 BIOS Supported Server Management Features

Emulation is transparent to the software. It is accomplished by trapping accesses to the PS/2 keyboard controller port and redirecting them to the appropriate USB device as a USB command. Legacy support is required if the system does not contain a PS/2 keyboard and mouse. BIOS support is not meant to replace a USB driver but will enable the system to allow the USB driver to control these devices.

The PS/2 keyboard/mouse port is considered the primary connection for these input devices. USB ports are treated as a contingency. Use of legacy USB emulation is not encouraged for the following reasons.

- USB legacy support involves many SMIs and slows the POST and operating system loader.

- It is possible to breach system security with a USB keyboard and mouse. Security features are covered in Section 6.17.

The SE7500WV2 server BIOS supports many standards-based server management features and several proprietary features. The Intelligent Platform Management Interface (IPMI) is an industry standard that defines standardized abstracted interfaces to platform management hardware. The SE7500WV2 server BIOS supports version 1.5 of the IPMI specification. The BIOS also implements many proprietary features that are allowed by the IPMI specification, but which are outside of the scope of the IPMI specification.

This section describes the implementation of the standard and the proprietary features including console redirection, the Emergency Management Port (EMP), Service Partition boot, Direct Platform Control over the serial port, Platform Event Paging and Filtering. The BIOS owns console redirection over a serial port, but plays only a minimal role in Platform Event Paging and Filtering.

Table 26. Non-ASCII Key Mappings

Key	PC-ANSI	VT100+	Shift	Ctrl	Alt
ESC	^[	^[	NS	NS	NS
F1	<ESC>OP	<ESC>1	NS	NS	NS
F2	<ESC>OQ	<ESC>2	NS	NS	NS
F3	<ESC>OR	<ESC>3	NS	NS	NS
F4	<ESC>OS	<ESC>4	NS	NS	NS
F5	<ESC>OT	<ESC>5	NS	NS	NS
F6	<ESC>OU	<ESC>6	NS	NS	NS
F7	<ESC>OV	<ESC>7	NS	NS	NS
F8	<ESC>OW	<ESC>8	NS	NS	NS
F9	<ESC>OX	<ESC>9	NS	NS	NS
F10	<ESC>OY	<ESC>0	NS	NS	NS
F11	<ESC>OZ	<ESC>!	NS	NS	NS
F12	<ESC>O1	<ESC>@	NS	NS	NS
Print Screen	NS	NS	NS	NS	NS
Scroll Lock	NS	NS	NS	NS	NS
Pause	NS	NS	NS	NS	NS
Insert	<ESC> [L	<ESC>+	NS	NS	NS
Delete	(7Fh)	<ESC>-	NS	NS	NS
Home	<ESC> [H	<ESC>h	NS	NS	NS
End	<ESC> [K	<ESC>k	NS	NS	NS
Pg Up	<ESC> [M	<ESC>?	NS	NS	NS
Pg Down	<ESC> [2J	<ESC>/	NS	NS	NS
Up Arrow	<ESC> [A	<ESC>[A	NS	NS	NS
Down Arrow	<ESC> [B	<ESC>[B	NS	NS	NS
Right Arrow	<ESC> [C	<ESC>[C	NS	NS	NS
Left Arrow	<ESC> [D	<ESC>[D	NS	NS	NS
Tab	(09h)	^I	NS	NS	NS
Shift Modifier		<ESC>^S			
Alt Modifier	<ESC>}	<ESC>^A			
Ctrl Modifier		<ESC>^C			

NS = Not supported

(xxh) = ASCII character xx

Table 27. ASCII Key Mappings

Key	Normal	Shift	Ctrl	Alt
Backspace (^H)	(08h)	(08h)	(7Fh)	<ESC>}(08h)
(accent) `	`	(tilde) ~	NS	<ESC>}`
1	1	!	NS	<ESC>}1
2	2	@	NS	<ESC>}2
3	3	#	NS	<ESC>}3
4	4	$	NS	<ESC>}4
5	5	%	NS	<ESC>}5
6	6	^	NS	<ESC>}6
7	7	&	NS	<ESC>}7
8	8	*	NS	<ESC>}8
9	9	(	NS	<ESC>}9
0	0	)	NS	<ESC>}0
(dash) -	-	(under) _	(1Fh)	<ESC>}-
=	=	+	NS	<ESC>}=
a to z	a to z	A to Z	(01h) to (1Ah)	<ESC>}a to <ESC>}z
[	[	{	(1Bh)	<ESC>}[
]	]	}	(1Dh)	<ESC>}]
\	\	|	(1Ch)	<ESC>}\
(semi-colon) ;	;	(colon) :	NS	<ESC>};
(apostrophe) '	'	(quote) "	NS	<ESC>}'
(comma) ,	,	<	NS	<ESC>},
(period) .	.	>	NS	<ESC>}.
/	/	?	NS	<ESC>}/
(space)	(20h)	(20h)	(20h)	<ESC>}(20h)
(carriage return or ^M)	(0Dh)			

NS = not supported

(xxh) = ASCII character xx

6.11.1   Limitations

Console redirection is a real-mode BIOS extension. It does not operate outside of real mode. In addition, console redirection will not function if the operating system or a driver, such as EMM386*, takes the processor into protected mode. If an application moves the processor in and out of protected mode, it should inhibit redirection before entering protected mode and restart redirection when it returns to real mode.

Video is redirected by scanning and sending changes in text video memory. Therefore, console redirection is unable to redirect video in graphics mode. Since the BIOS scans the text video memory, an additional limitation exists if the system does not contain a video graphics adapter or a proprietary means of buffering the video memory. The BIOS may not have a method to send changes in text video memory if an application such as an option ROM writes directly to video memory.

Keyboard redirection operates through the use of the BIOS INT 16h handler. Software bypassing this handler does not receive redirected keystrokes.

6.12 Service Partition Boot

The SE7500WV2 server BIOS supports a Service Partition boot. The Service Partition is installed as a separate file system partition on one of the local hard drives. It hosts the DOS operating system, the System Setup Utility, and diagnostics agents and tests. The Service Partition communicates with remote console applications, and it can transfer files between the Service Partition over the LAN, serial port, or a modem.

The BIOS provides setup options to configure the Service Partition type (the default is 98h), and the option for enabling and disabling the Service Partition boot. A remote agent can direct the BMC firmware to set the Service Partition boot request and reboot the system.

Upon rebooting, the system BIOS checks for a Service Partition boot request. On finding a boot request, the system searches for the Service Partition type starting from the highest disk number in the scan order. If a Service Partition is found, the system boots from it. The drive containing the Service Partition becomes the C: drive. The drive numbers of all other drives are incremented by one, except for the drive that has a scan order that is higher than the Service partition drive. The BIOS can be directed by the user to perform a one-time boot from the Service Partition. The Service Partition is serviced once per request. The Service Partition boot option is disabled upon each boot attempt.

The BIOS considers a Service Partition boot as a continuation of the BIOS POST. The BIOS does not hide the serial port that is used by console redirection or the Emergency Management Port if it is booting to the Service Partition. The state of all Emergency Management Port functionality remains in the same state as in POST. The state of Pre-Boot and Always-Active EMP mode also do not change. The Service Partition is always scanned for presence, even if Service Partition booting is inactive.

The BIOS sets the watchdog timer inside BMC while it is attempting to boot from a Service Partition. This timer is reset upon booting of the Service Partition by an application. If the system hangs on booting, a reset brings the system out of the Service Partition boot and an error is logged.

The BIOS starts serial console redirection on a diagnostic boot. Console redirection is turned on with COM2, 19200 BAUD. Any reboot after a diagnostic boot reverts to the previous settings of Serial Console Redirection. For example, if console redirection was turned off before the service boot, it reverts to disabled.

6.13 Microsoft* Windows* Compatibility

The server board SE7500WV2 is compliant with the *Hardware Design Guide v3.0*.

The Hardware Design Guide (HDG) for a Windows* 2000 Server platform is intended for systems that are designed to work with Windows 2000 Server family class operating systems. Each specification classifies the systems further and has different requirements based on the intended usage for that system. For example, a server system used in small home/office environments has different requirements than one that is used for enterprise applications.

The SE7500WV2 server BIOS meets the applicable requirements as specified in version 3.0 of the HDG specification.

6.13.1   Quiet Boot

Version 3.0 of the Hardware Design Guide for Microsoft Windows 2000 requires that the BIOS provide minimal startup display during BIOS POST. The system start-up must only draw the user's attention in case of errors or when there is a need for user interaction. By default, the system must be configured so the screen display does not display memory counts, device status, etc, but presents a "clean" BIOS start-up. The only screen display allowed is the OEM splash screen, which can include information such as copyright notices.

The SE7500WV2 server BIOS supports the <ESC> and <F2> hot-keys during POST, giving the user the ability to temporarily disable the splash screen to view all diagnostic and initialization messages for the current boot. The BIOS displays a message about the hot-keys below the splash screen, at the bottom of the display. The splash screen can be disabled for all subsequent boot up sequences by going into the BIOS setup utility and disabling the "Quiet Boot" option found under the "Boot" menu. The Quiet Boot option should be disabled when using BIOS console redirection, since it cannot redirect the video if configured for graphics mode.

If the Service Partition boot is enabled, the BIOS turns off the splash screen for that boot and restores it during subsequent, normal boots. The BIOS may temporarily remove the splash screen when the user is prompted for a password during POST. The BIOS also allows an OEM to override the standard Intel splash screen with a custom one.

The SE7500WV2 BIOS maintains the splash screen during option ROM initialization. Since option ROMs expect the video to be in text mode, the BIOS emulates text mode. The BIOS remembers the Int 10 calls made by the option ROMs and displays the option ROM screen if the user presses the <Esc> key. The ROM screen is restored if the BIOS detects any key combination that includes the <Ctrl> or <Alt> key during option the ROM scan. This is because many option ROMs use one of these key combinations to enter setup.

The SE7500WV2 BIOS displays a progress meter at the top of the screen. This meter provides a visual indication of percentage of POST completed. The BIOS measures the amount of time required for completing POST during every boot and uses that information to update the progress meter during the next boot.

Note: If the "Extended Memory Test" option in BIOS setup is set for "Extensive", the progress meter may stop until the memory test has completed, causing the system to appear to be hung. Once the memory test has completed, the progress meter will continue as POST progresses. Depending on the amount of memory installed, the progress meter may stop for anywhere between 15 seconds to several minutes.

6.14 BIOS Serviceabilty Features

6.14.1   CMOS Reset

The CMOS configuration RAM may be reset by one of two methods: the CMOS clear jumper located on the baseboard, or the CMOS clear button sequence from the front panel. The CMOS can also be set to a default setting through the BIOS Setup. It will automatically be reset if it becomes corrupted.

Five steps are required to reset the CMOS through the buttons on the front panel:

1. Power off the system, but leave the AC power connected so the 5 V standby is available.
2. Assure that the CMOS clear jumper is in the 'not clear' position.
3. Hold down the reset button for at least 4 seconds.
4. While reset button is still depressed, press the on / off button.
5. Simultaneously release both the on / off button and reset buttons.

Upon completion of these steps, the BMC asserts the clear CMOS signal to emulate the movement of the clear CMOS jumper. The BIOS clears CMOS as if the user had moved the CMOS clear jumper on the baseboard. CMOS is cleared only once per front panel button sequence. The BMC releases the CMOS clear line during the next system reset. Removing the CMOS Clear jumper from the baseboard can disable the Front Panel CMOS reset function. The jumper should be retained in case the CMOS needs to be cleared using the baseboard header.

When the BIOS detects a reset CMOS request, CMOS defaults are loaded during the next POST sequence. Note that non-volatile storage for embedded devices may or may not be affected by the clear CMOS operation depending on the available hardware support. Refer to the sections specific to this platform to determine which embedded device nonvolatile storage areas are cleared during a clear CMOS operation.

6.15 Flash Update Utility

The Flash Memory Update utility (iFLASH) loads a fresh copy of the BIOS into flash ROM. The loaded code and data include the following:

*   On-board video BIOS, SCSI BIOS, and other option ROMs for the devices embedded on the system board
*   The Setup utility
*   A user-definable flash area (user binary area)
*   A language file

When running iFLASH in interactive mode, the user may choose to update a particular Flash area. Updating a Flash area reads a file, or a series of files, from a hard or floppy disk, and loads it in the specified area of flash ROM. In interactive mode, iFLASH can display the header information of the selected files.

Note: The iFLASH utility must be run without the presence of a 386 protected mode control program, such as Windows* or EMM386*. IFLASH uses the processor's flat addressing mode to update the Flash component.

6.15.1 Loading the System BIOS

The new BIOS is contained in .Bix files. The number of .Bix files is determined by the size of the BIOS area in the flash part. The number of files is constrained by the fact that the image and the utilities fit onto a single, 1.44 MB DOS-bootable floppy. These files are named as follows:

*   xxxxxxxx.BIO
*   xxxxxxxx.BI1
*   xxxxxxxx.BI2

The first eight letters of each filename can be any value, but the files cannot be renamed. Each file contains a link to the next file in the sequence. IFLASH does a link check before updating to ensure that the process is successful. However, the first file in the list can be renamed, but all subsequent filenames must remain unchanged. See Section 6.15.3.

Updating the system BIOS overwrites the language files. If a custom language file has been created, it must be flashed in after the system BIOS has been updated. The user binary area is also updated during a system BIOS update. The user binary can be updated independently from the system BIOS. CMOS is not cleared when the system BIOS is updated in normal or recovery mode. Configuration information like ESCD is not overwritten during BIOS flash update. The user is prompted to reboot after a BIOS update completes.

6.15.2   User Binary Area

The baseboard includes an area in flash for implementation-specific OEM add-ons. The user binary area can be saved and updated as described above in the *System BIOS* section. For this update, only one file is needed. The valid extension for user files is .USR.

6.15.3   BIOS Recovery Mode

If a .BLX image is corrupt, or if an update to the system BIOS is not successful, or if the system fails to complete POST and is unable to boot an operating system, it may be necessary to run the BIOS recovery procedure.

To place the baseboard into recovery mode, move the boot option jumper located on the baseboard, to the recovery position. The BIOS is then able to execute the recovery BIOS (also known as the boot block) instead of the normal BIOS. The recovery BIOS is a self-contained image that exists solely as a fail-safe mechanism for installing a new BIOS image. The recovery BIOS boots from a 1.44 MB floppy diskette as used in one of the following devices: a standard 1.44 MB floppy drive, a USB 1.44 MB floppy drive, or an LS-120 removable drive.

Recovery mode requires at least 4 MB of RAM, and drive A: must be set up to support a 3.5" 1.44 MB floppy drive. This is the mode of last resort, used only when the main system BIOS will not come up. In recovery mode operation, iFLASH (in non-interactive mode only) automatically updates only the main system BIOS. IFLASH senses that the platform is in recovery mode and automatically attempts to update the system BIOS.

Note: During recovery mode, video will not be initialized. One high-pitched beep announces the start of the recovery process. The entire process takes two to four minutes. A successful update ends with two high-pitched beeps. Failure is indicated by a long series of short beeps.

6.15.3.1   Performing BIOS Recovery

The follow procedure boots the recovery BIOS and flashes the normal BIOS:

1. Turn off the system power.
2. Move the BIOS recovery jumper to the recovery state.
3. Insert a bootable BIOS recovery diskette containing the new BIOS image files.
4. Turn on the system power.

The recovery BIOS boots from the DOS-bootable recovery diskette and emits one beep when it passes control to DOS. DOS then executes a special AUTOEXEC.BAT that contains "iFLASH" on the first line. If it is determined that the system is in recovery mode, iFLASH will start the flash update without user intervention. IFLASH reads the flash image and programs the necessary blocks. It emits one beep to indicate the beginning of the flash operation. After a period of time, the BIOS emits two beeps to indicate that the flash procedure was completed successfully. If the flash procedure fails, the BIOS emits a continuous series of beeps.

When the flash update completes:

1. Turn off the system power.
2. Remove the recovery diskette.
3. Restore the jumper to its original position.
4. Turn on the system power.
5. Re-flash any custom blocks, such as user binary or language blocks.

The system should now boot normally using the updated system BIOS.

6.16 BIOS and System Setup

There are two utilities used to configure BIOS and system resources, the BIOS Setup utility, and the System Setup Utility. On-board devices are configured with the BIOS Setup utility that is embedded in flash ROM. BIOS Setup provides enough configuration functionality to boot an operating system image or a CD-ROM containing the System Setup Utility. The System Setup Utility is used to configure the IRQ assignments on PCI add-in cards. The System Setup Utility is released on diskette or CD-ROM. The BIOS Setup Utility is always provided in flash for basic system configuration.

The configuration utilities allow the user to modify the CMOS RAM and NVRAM. The actual hardware configuration is accomplished by the BIOS POST routines and the BIOS Plug-N-Play Auto-configuration Manager. The configuration utilities update a checksum for both areas, so potential data corruption is detected by the BIOS before the hardware configuration is saved. If the data is corrupted, the BIOS requests that the user reconfigure the system and reboot.

6.16.1   BIOS Setup Utility

This section describes the ROM-resident Setup utility that provides the means to configure the platform. The BIOS Setup utility is part of the system BIOS and allows limited control over on-board resources. The System Setup Utility must be used for configuring the on-board devices and add-in cards.

The user can disable embedded PCI devices through the setup menus. When these devices are disabled through setup, their resources are freed.

The following embedded devices can be disabled through setup menus, making them invisible to a plug-and-play operating system that scans the PCI bus:

- Embedded SCSI
- Embedded video
- Each embedded NIC (2)

- Embedded ATA RAID
- ICH3 USB Controller

Note: The BIOS options described in this section may or may not be present in pre-production versions of the system BIOS. This section describes the BIOS utility as it is planned to be at production and is subject to change. Option locations in a given menu of the BIOS setup utility as described in this section may be different from those observed on any one pre-production version if the system BIOS.

6.16.2   Setup Utility Operation

The ROM-resident BIOS Setup utility is only used to configure on-board devices. The System Setup Utility is required to configure added PCI cards.

The BIOS Setup utility screen is divided into four functional areas. Table 28 describes each area:

Table 28. Setup Utility Screen

Functional Area	Description
Keyboard Command Bar	Located at the bottom of the screen or as part of the help screen. This bar displays the keyboard commands supported by the Setup utility.
Menu Selection Bar	Located at the top of the screen. Displays the various major menu selections available to the user. The server Setup utility major menus are: Main Menu, Advanced Menu, Security Menu, Server Menu, Boot Menu, and the Exit Menu.
Options Menu	Each Option Menu occupies the left and center sections of the screen. Each menu contains a set of features. Selecting certain features within a major Option Menu drops you into sub-menus.
Item Specific Help Screen	Located at the right side of the screen is an item-specific Help screen.

6.16.2.1   Entering the BIOS Setup Utility

During the BIOS POST operation, the user is prompted to use the F2 function key to enter Setup as follows:

```
Press <F2> to enter Setup
```

A few seconds might pass before Setup is entered. This is the result of POST completing test and initialization functions that must be completed before Setup can be entered. When Setup is entered, the Main Menu options page is displayed.

6.16.2.2   Keyboard Command Bar

The bottom portion of the Setup screen provides a list of commands that are used to navigate through the Setup utility. These commands are displayed at all times.

Each menu page contains a number of configurable options and/or informational fields. Depending on the level of security in affect, configurable options may or may not be changed. If an option cannot be changed due to the security level, its selection field is made inaccessible. The Keyboard Command Bar supports the following table.

Table 29. Keyboard Command Bar

Key	Option	Description
Enter	Execute Command	The Enter key is used to activate sub-menus when the selected feature is a sub-menu, or to display a pick list if a selected option has a value field, or to select a sub-field for multi-valued features like time and date. If a pick list is displayed, the Enter key will undo the pick list, and allow another selection in the parent menu.
ESC	Exit	The ESC key provides a mechanism for backing out of any field. This key will undo the pressing of the Enter key. When the ESC key is pressed while editing any field or selecting features of a menu, the parent menu is re-entered. When the ESC key is pressed in any sub-menu, the parent menu is re-entered. When the ESC key is pressed in any major menu, the exit confirmation window is displayed and the user is asked whether changes can be discarded. If "No" is selected and the Enter key is pressed, or if the ESC key is pressed, the user is returned to where they were before ESC was pressed without affecting any existing any settings. If "Yes" is selected and the Enter key is pressed, setup is exited and the BIOS continues with POST.
↑	Select Item	The up arrow is used to select the previous value in a pick list, or the previous options in a menu item's option list. The selected item must then be activated by pressing the Enter key.
↓	Select Item	The down arrow is used to select the next value in a menu item's option list, or a value field's pick list. The selected item must then be activated by pressing the Enter key.
↔	Select Menu	The left and right arrow keys are used to move between the major menu pages. The keys have no affect if a sub-menu or pick list is displayed.
Tab	Select Field	The Tab key is used to move between fields. For example, Tab can be used to move from hours to minutes in the time item in the main menu.
-	Change Value	The minus key on the keypad is used to change the value of the current item to the previous value. This key scrolls through the values in the associated pick list without displaying the full list.
+	Change Value	The plus key on the keypad is used to change the value of the current menu item to the next value. This key scrolls through the values in the associated pick list without displaying the full list. On 106-key Japanese keyboards, the plus key has a different scan code than the plus key on the other keyboard, but will have the same effect

F9	Setup Defaults	Pressing F9 causes the following to appear:
		
		`Setup Confirmation`
		`Load default configuration now?`
		`[Yes] [No]`
		
		If "Yes" is selected and the Enter key is pressed, all Setup fields are set to their default values. If "No" is selected and the Enter key is pressed, or if the ESC key is pressed, the user is returned to where they were before F9 was pressed without affecting any existing field values

F10	Save and Exit	Pressing F10 causes the following message to appear:
		
		`Setup Confirmation`
		`Save Configuration changes and exit now?`
		`[Yes] [No]`
		
		If "Yes" is selected and the Enter key is pressed, all changes are saved and Setup is exited. If "No" is selected and the Enter key is pressed, or the ESC key is pressed, the user is returned to where they were before F10 was pressed without affecting any existing values.

6.16.2.3 Menu Selection Bar

The Menu Selection Bar is located at the top of the screen. It displays the various major menu selections available to the user:

- Main Menu
- Advanced Menu
- Security Menu
- Server Menu
- Boot Menu
- Exit Menu

These and associated sub-menus are described below.

6.16.2.4 Main Menu Selections

The following tables describe the available functions on the top-level menus and on various sub-menus. Default values are highlighted.

Table 30. Main Menu Selections

Feature	Option	Description
System Time	HH:MM:SS	Set the System Time.
System Date	MM/DD/YYYY	Set the System Date.
Floppy A	Not Installed	Selects Diskette Type.
	1.44 / 1.2 MB 3½"	
	2.88 MB 3½"	
Hard Disk Pre-delay	**Disabled**	Allows slower spin-up drives to come ready.
	3 seconds	
	6 seconds	
	9 seconds	
	12 seconds	
	15 seconds	
	21 seconds	
	30 seconds	
Primary IDE Master	Informational.	Also selects sub-menu
	Drive size	
	CD-ROM or ATAPI Removable	
Primary IDE Slave	Informational.	Also selects sub-menu
	Drive size	
	CD-ROM or ATAPI Removable	
Processor Settings	N/A	Selects sub-menu

Feature	Option	Description
Language	**7-bit English (US**) English (US) Spanish Italian French German	Selects which language BIOS displays. 7-bit English refers to limiting console re-direction display characters to only 7-bit ASCII such that multiple terminal emulation software will work, it does not affect the video display. When English or another Latin based language is chosen, the full 8-bit ASCII character may be redirected in the format selected under the serial console redirection sub-menu.

Table 31. Primary Master and Slave Adapters Sub-menu Selections

Feature	Option	Description
Type	None **Auto**	Auto allows the system to attempt auto-detection of the drive type. None informs the system to ignore this drive.
Multi-Sector Transfer	**Disabled** 2 Sectors 4 Sectors 8 Sectors 16 Sectors	Displays the number of sectors per block for multiple sector transfers. This field is informational only. This option is viewable only if an IDE HDD is detected.
LBA Mode Control	**Disabled** Enabled	Disabled by default if no devices are detected, otherwise the setting is auto detected This field is informational only.
PIO Mode	**Standard** 1 2 3 3 / DMA 1 4 4 / DMA 2	Displays the method for moving data to/from the drive. This field is informational only.
Ultra DMA	2 4	Displays the method for moving data to/from the drive. This field is informational only.

Table 32. Processor Settings Sub-menu

Feature	Option	Description
Processor Type	Information Only	Displays the type of processor(s) installed
Processor POST Speed	Information Only	Displays the measured processor speed
Processor Retest	**Disabled** Enabled	If enabled, BIOS will clear historical processor status and retest all processors on the next boot.
Hyper-Threading Technology	Disabled **Enabled**	Controls the state of Hyper-Threading Technology in the processors.
Processor 1 CPUID	**CPU ID** Non Installed Disabled	Reports CPUID for Processor 1, if present. If empty, reports Not Installed. If disabled by the BMC, reports Disabled.
Processor 1 L2 Cache Size	N/A	Reports L2 Cache Size for Processor 1.

Processor 2 CPUID	CPU ID **Non Installed** Disabled	Reports CPUID of Processor 2 , if present. If empty, reports Not Installed. If disabled by the BMC, reports Disabled.
Processor 2 L2 Cache Size	N/A	Reports L2 Cache Size for Processor 2.

6.16.2.5 Advanced Menu Selections

The following tables describe the menu options and associated sub-menus available on the Advanced Menu.

Table 33. Advanced Menu Selections

Feature	Option	Description
PCI Configuration	N/A	Selects sub-menu.
Peripheral Configuration	N/A	Selects sub-menu.
Memory Configuration	N/A	Selects sub-menu.
Advanced Chipset Control	N/A	Selects sub-menu. May not be present, if there are no advanced chipset settings under user control.
Boot-time Diagnostic screen	**Disabled** Enabled	If enabled, the boot diagnostic screen is displayed during POST. If disabled, the boot logo is displayed during POST.
Reset Configuration Data	**No** Yes	Select 'Yes' if you want to clear the System Configuration Data during next boot. Automatically reset to 'No' in next boot.
Numlock	On **Off**	Sets power on Numlock state.

Table 34. Advanced Chipset Control Sub-menu Selections

Feature	Option	Description
Wake On Ring	Enable **Disable**	Only controls legacy wake up.
Wake On LAN/PME PCI-X B	Enable **Disable**	Only controls legacy wake up on PCI-X segment B.
Wake On PME PCI-X C	Enable **Disable**	Only controls legacy wake up on PCI-X segment C.
Wake On RTC Alarm	Enable **Disable**	Only controls legacy wake up

Table 35. PCI Configuration Sub-menu Selections

Feature	Option	Description
USB Function	N/A	Selects sub-menu
On-board NIC	N/A	Selects sub-menu
On-board SCSI	N/A	Selects sub-menu, if SCSI SKU
On-board R-IDE	N/A	Selects sub-menu, if ATA SKU
On-board Video	N/A	Selects sub-menu
PCI Slot 1B	**Enabled** Disabled	Enable option ROM scan of the device in the selected PCI slot.
PCI Slot 2B	**Enabled** Disabled	Enable option ROM scan of the device in the selected PCI slot. This option is only present if a 2U riser card is installed.
PCI Slot 3B	**Enabled** Disabled	Enable option ROM scan of the device in the selected PCI slot. This option is only present if a 2U riser card is installed.
PCI Slot 1C	**Enabled** Disabled	Enable option ROM scan of the device in the selected PCI slot.
PCI Slot 2C	**Enabled** Disabled	Enable option ROM scan of the device in the selected PCI slot. This option is only present if a 2U riser card is installed.
PCI Slot 3C	**Enabled** Disabled	Enable option ROM scan of the device in the selected PCI slot. This option is only present if a 2U riser card is installed.

Table 36. PCI Device, Embedded Devices

Feature	Option	Description
USB Function	Disabled **Enabled**	If disabled, the USB controllers are turned off and the device resources are hidden from the system.
On-board NIC	Disabled **Enabled**	If disabled, embedded NICs are turned offand the device resoures are hidden from the system.
On-board NIC 1 ROM	**Enabled** Disabled	If enabled, initialize NIC 1 expansion ROM.
On-board NIC 2 ROM	**Enabled** Disabled	If enabled, initialize NIC 2 expansion ROM.
On-board SCSI	Disabled **Enabled**	If disabled, the embedded SCSI device is turned off and the device resoures are hidden from the system. (This option is only present in the SCSI SKU)
On-board SCSI ROM	**Enabled** Disabled	If enabled, initialize embedded SCSI device expansion ROM. (This option is only present in the SCSI SKU)
On-board R-IDE	Disabled **Enabled**	If disabled, the embedded R-IDE device is turned off and the device resoures are hidden from the system. (This option is only present in the ATA SKU)
On-board R-IDE ROM	**Enabled** Disabled	If enabled, initialize embedded RIDE device expansion ROM. (This option is only present in the ATA SKU)
On-board Video	**Enabled** Disabled	If disabled, embedded video is turned off and the device resources are hidden from the system.

Table 37. I/O Device/Peripheral Configuration Sub-menu Selections

Feature	Option	Description
Serial 1 (9-pin header) Address	Disabled **3F8h** 2F8h 3E8h 2E8h	Selects the base I/O address for serial port 1.
Serial 1 (9-pin header) IRQ	**4** 3	Selects the IRQ for serial port 1.
Serial 2 (RJ45) Address	Disabled 3F8h **2F8h** 3E8h 2E8h	Selects the base I/O address for serial port 2.
Serial 2 (RJ45) IRQ	4 **3**	Selects the IRQ for serial port 2.
Diskette Controller	Disabled **Enabled**	If disabled, the diskette controller in the Super I/O is disabled.
Legacy USB support	Disabled Keyboard only **Auto** Keyboard and Mouse	If disabled, legacy USB support is turned off at the end of the BIOS POST.
Front Panel USB	Disabled **Enabled**	If disabled, the front panel USB ports are inactive.

Table 38. Memory Configuration Menu Selections

Feature	Option	Description
Extended Memory Test	**Disabled** 1 MB 1 KB Every Location	Selects the size of step to use during Extended RAM tests.
Memory Bank #1	Installed **Not Installed** Disabled	Displays the current status of the memory bank. Disabled indicated that a DIMM in the bank has failed and the entire bank has been disabled.
Memory Bank #2	Installed **Not Installed** Disabled	Displays the current status of the memory bank. Disabled indicated that a DIMM in the bank has failed and the entire bank has been disabled.
Memory Bank #3	Installed **Not Installed** Disabled	Displays the current status of the memory bank. Disabled indicated that a DIMM in the bank has failed and the entire bank has been disabled.
Memory Retest	**No** Yes	Causes BIOS to retest all memory on next boot.

6.16.2.6   Security Menu Selections

Table 39. Security Menu Selections

Feature	Option	Description
User Password is	**Not Installed** Installed	Status only; user cannot modify. Once set, can be disabled by setting to a null string, or clear password jumper on board.
Administrator Password is	**Not Installed** Installed	Status only; user cannot modify. Once set, can be disabled by setting to a null string, or clear password jumper on board.
Set Administrative Password	Press Enter	When the Enter key is pressed, the user is prompted for a password; press ESC key to abort. Once set, can be disabled by setting to a null string, or clear password jumper on board.
Set User Password	Press Enter	When the Enter key is pressed, the user is prompted for a password; press ESC key to abort. Once set, can be disabled by setting to a null string, or clear password jumper on board.
Password On Boot	**Disabled** Enabled	If enabled, requires password entry before boot.
Secure Mode Timer	**1 minute** 2 minutes 5 minutes 10 minutes 20 minutes 60 minutes 120 minutes	Period of key/PS/2 mouse inactivity specified for Secure Mode to activate. A password is required for Secure Mode to function. Has no effect unless at least one password is enabled.
Secure Mode Hot Key (Ctrl-Alt-)	[Z] [**L**]	Key assigned to invoke the secure mode feature. Cannot be enabled unless at least one password is enabled. Can be disabled by entering a new key followed by a backspace or by entering delete.
Secure Mode Boot	**Disabled** Enabled	System boots in Secure Mode. The user must enter a password to unlock the system. Cannot be enabled unless at least one password is enabled.
Video Blanking	**Disabled** Enabled	Blank video when Secure mode is activated. A password is required to unlock the system. This cannot be enabled unless at least one password is enabled. This option is only present if the system includes an embedded video controller.
Power Switch Inhibit	**Disabled** Enabled	When enabled, the power switch is inoperable.
NMI Control	**Enabled** Disabled	Enables/disables NMI control through the BMC for the front panel NMI button.

6.16.2.7   Server Menu Selections

Table 40. Server Menu Selections

Feature	Option	Description
System Management	N/A	Selects sub-menu.
Console Redirection	N/A	Selects sub-menu.
Event Log Configuration	N/A	Selects sub-menu.
Assert NMI on PERR	**Disabled** Enabled	If enabled, PCI bus parity error (PERR) is enabled and is routed to NMI.
Assert NMI on SERR	**Enabled** Disabled	If enabled, PCI bus system error (SERR) is enabled and is routed to NMI.
FRB-2 Policy	**Disable BSP** Do Not Disable BSP Retry 3 Times Disable FRB2 Timer	Controls the policy of the FRB-2 timeout. This option determines when the Boot Strap Processor (BSP) should be disabled if FRB-2 error occur.
POST Error Pause	**Enabled** Disabled	If enabled, the system will wait for user intervention on critical POST errors. If disabled, the system will boot with no intervention, if possible.
Platform Event Filtering	**Disabled** Enabled	Enable/Disable triggers for system sensor events inside the BMC.
Boot Monitoring	**Disabled** 5 minutes 10 minutes 15 minutes 20 minutes 25 minutes 30 minutes 35 minutes 40 minutes 45 minutes 50 minutes 55 minutes 60 minutes	Sets the amount of time the OS Watchdog timer is programmed with. If disabled, the OS Watchdog timer is not programmed. BIOS programs this value in the BMC when setting the OS Watchdog timer at the end of POST.
Feature	**Option**	**Description**
Boot Monitoring Policy	**Retry 3 times** Retry Service Boot Always Reset	Configures the system response to the expiration of the OS Watchdog timer. If "Retry 3 times" is selected, the system will attempt to boot the OS partition 3 times followed by the Service Partition once. If "Retry Service Boot" is selected, the system will attempt to boot the OS partition 3 times followed by the Service Partition 3 times followed by halting the system. If "Always Reset" is selected, the system will always retry booting the OS partition.

Table 41. System Management Sub-menu Selections

Feature	Option	Description
Board Part Number	N/A	Information field only
Board Serial Number	N/A	Information field only
System Part Number	N/A	Information field only
System Serial Number	N/A	Information field only
Chassis Part Number	N/A	Information field only
Chassis Serial Number	N/A	Information field only
BIOS Revision	N/A	Information field only. Full BIOS Revision information
BMC Device ID	N/A	Information field only.
BMC Firmware Revision	N/A	Information field only.
BMC Device Revision	N/A	Information field only.
PIA Revision	N/A	Information field only.
SDR Revision	N/A	Information field only.
HSBP Revision	N/A	Information field only, hidden if not detected

Table 42. Serial Console Redirection Sub-menu Selections

Feature	Option	Description
BIOS Redirection Port	Disabled Serial 1 (DB-9) **Serial 2 (RJ45)**	Selects the Serial port to use for BIOS Console Redirection. "Disabled" completely disables BIOS Console Redirection.
ACPI Redirection Port	Disabled Serial 1 (DB-9) **Serial 2 (RJ45)**	Selects the Serial port to use for ACPI Headless Console Redirection. "Disabled" completely disables ACPI Headless Console Redirection.
BIOS Redirection Baud Rate	9600 **19.2k** 57.6K 115.2k	When console redirection is enabled, use the baud rate specified. When the Emergency Management Port shares the COM port as console redirection, the baud rate must be set to 19.2 k to match the Emergency Management Port baud rate, unless auto-baud feature is used. BMC/IPMI may override this value.
BIOS Redirection Flow Control	No Flow Control **CTS/RTS** XON/XOFF CTS/RTS + CD	NoFlow Control = No flow control. CTS/RTS = Hardware based flow control. XON/XOFF = Software flow control. CTS/RTS +CD = Hardware based + Carrier Detect flow control. When EMP is sharing the same serial port as console redirection, the flow control must be set to CTS/RTS or CTS/RTS+CD depending on whether a modem is used.
Bios Redirection Terminal Type	**VT100+** VT-UTF8 PC-ANSI	This selects the character set to send out the serial port when console redirection is enabled. VT-UTF8 makes use of Unicode characters and is intended specifically for use by new Microsoft software or other companies that use Unicode. PC-ANSI is a "legacy" selection that uses the same character map as previous Intel server console redirection and is intended to support existing software. Note that for VT100+ you must select English as your language.

Table 43. Event Log Configuration Sub-menu Selections

Feature	Option	Description
Clear All Event Logs	**No** Yes	When yes is chosen, the BIOS will clear the System Event Log on the next boot.
Event Logging	Disabled **Enabled**	Enables / disables System Event Logging.
Critical Event Logging	Disabled **Enabled**	Enables/ disables critical system event logging including PERR, SERR, ECC memory errors, and NMI.

6.16.2.8   Boot Menu Selections

Boot Menu options allow the user to select the boot device. The following table is an example of a list of devices ordered in priority of the boot invocation. Items can be re-prioritized by using the up and down arrow keys to select the device. Once the device is selected, use the Enter key to move the device to the current boot priority.

Table 44. Boot Menu Selections

Feature	Option	Description
Quiet Boot	Disabled **Enabled**	If enabled, the BIOS will display the OEM logo during POST. This option is hidden if the BIOS does not detect a valid logo in the flash area reserved for this purpose.
Boot Device Priority	N/A	Selects sub-menu.
Hard Disk Drives	N/A	Selects sub-menu.
Removable Devices	N/A	Selects sub-menu.
ATAPI CD-ROM Drives	N/A	Selects sub-menu.

Table 45. Boot Device Priority Selections

Boot Priority	Device	Description
1	Removable Devices	Attempt to boot from a legacy floppy A: or removable media device like LS-120.
2	Hard Drive	Attempt to boot from a hard drive device.
4	ATAPI CD-ROM Drive	Attempt to boot from an ATAPI CD-ROM drive.
5	(any) SCSI CD-ROM Drive	Attempt to boot from a SCSI CD-ROM containing bootable media. This entry will appear if there is a bootable CD-ROM that is controlled by a BIOS Boot Specification compliant SCSI option ROM.
6	PXE UNDI	Attempt to boot from a network. This entry will appear if there is a network device in the system that is controlled by a PXE compliant option ROM.

Table 46. Hard Drive Selections

Option	Description
Drive #1 (or actual drive string) Other bootable cards Additional entries for each drive that has a PnP header	To select the boot drive, use the up and down arrows to highlight a device, then press the plus key (+) to move it to the top of the list or the minus key (–) to move it down. Other bootable cards cover all the boot devices that are not reported to the system BIOS through BIOS boot specification mechanism. It may or may not be bootable, and may not correspond to any device. If BIOS boot spec. support is set to limited, this item covers all drives that are controlled by option ROMs (like SCSI drives). Press ESC to exit this menu.

Table 47. Removable Devices Selections

Feature	Option	Description
Lists Bootable Removable Devices in the System	+ –	Use +/– keys to place the removable devices in the boot order you want. Includes Legacy 1.44 MB floppy, 120 MB floppy etc.

6.16.2.9   Exit Menu Selections

The following menu options are available on the Exit menu. The up and down arrow keys are used to select an option, then the Enter key is pressed to execute the option.

Table 48. Exit Menu Selections

Option	Description
Exit Saving Changes	Exit after writing all modified Setup item values to NVRAM.
Exit Discarding Changes	Exit leaving NVRAM unmodified. User is prompted if any of the setup fields were modified.
Load Setup Defaults	Load default values for all SETUP items.
Load Custom Defaults	Load values of all Setup items from previously saved Custom Defaults. Hidden if custom defaults are not valid to prevent.
Save Custom Defaults	Stores Custom Defaults in NVRAM.
Discard Changes	Read previous values of all Setup items from NVRAM.

6.17 BIOS Security Features

The SE7500WV2 server BIOS provides a number of security features. This section describes the security features and operating model.

Note: The server board SE7500WV2 has the ability to boot from a device attached to the USB port, such as a floppy disk, disk drive or CD-ROM, or ZIP* drive, even if it is attached through a hub. The security model is not supported when booting to a USB device.

6.17.1   Operating Model

The following table summarizes the operation of security features supported by the SE7500WV2 server BIOS.

Table 49. Security Features Operating Model

Mode	Entry Method/ Event	Entry Criteria	Behavior	Exit Criteria	After Exit
Secure mode	Keyboard Inactivity Timer, Runtime activation of PS/2 keyboard controller Hotkey	User Password enabled in setup	• On-board video goes blank (if enabled in Setup). • All switches on the front panel except NMI are disabled • No PS/2 mouse or PS/2 keyboard input is accepted. • Keyboard LEDs flash	User Password	• Video is restored. • Front Panel switches are enabled. • Keyboard and mouse inputs are accepted.
Secure boot	Power On/Reset	User Password and Secure Boot Enabled	• Prompts for password, if booting from drive A • Enter secure mode just before scanning option ROMs i.e. Keyboard LEDs flash, but video blanking and front panel lock is not invoked until operating system boot • All the switches on the front panel are disabled except NMI. • No input from PS/2 mouse or PS/2 keyboard is accepted; however, the Mouse driver is allowed to load before a password is required. • If booting from drive A, and the user enters correct password, the system boots normally.	User Password	• Floppy writes are re-enabled. • Front panel switches are re-enabled. • PS/2 Keyboard and PS/2 mouse inputs are accepted. • System attempts to boot from drive A. If the user enters correct password, and drive A is bootable, the system boots normally

Mode	Entry Method/ Event	Entry Criteria	Behavior	Exit Criteria	After Exit
Password on boot	Power On/Reset	User Password set and password on boot enabled and Secure Boot Disabled in setup	• System halts for user Password before scanning option ROMs. The system is not in secure mode. • No mouse or keyboard input is accepted except the password.	User Password	• Front Panel switches are re-enabled. • PS/2 Keyboard and PS/2 mouse inputs are accepted. • The system boots normally. Boot sequence is determined by setup options.
Fixed disk boot sector	Power On/Reset	Set feature to Write Protect in Setup	Will write protect the master boot record of the IDE hard drives only if the system boots from a floppy. The BIOS will also write protect the boot sector of the drive C: if it is an IDE drive.	Set feature to Normal in Setup	Hard drive will behave normally.

6.18 Password Protection

The BIOS uses passwords to prevent unauthorized tampering with the system. Once secure mode is entered, access to the system is allowed only after the correct password(s) has been entered. Both the user and administrator passwords are supported by the BIOS. Each password can be independently set or cleared during system configuration using a setup. The maximum length of the password is seven characters. The password can have only alphanumeric characters (a-z, A-Z, 0-9). The user and administrator passwords are not case sensitive.

Once set, a password can be cleared by changing it to a null string. Entering the user password allows the user to modify the time, date, language, user password, secure mode timer, and secure mode hot-key setup fields. Other setup fields can be modified only if the administrator password is entered. The user password also allows the system to boot if secure boot is enabled. If only one password is set, this password is required to enter Setup. The Administrator has control over all fields in the setup including the ability to clear user password.

If the user enters three wrong passwords in a row during the boot sequence, the system will be placed into a halt state. This feature makes it difficult to break the password by "trial and error" method. When entering a password, the backspace key is accepted as a character of the password. Entering the backspace key will result in a wrong password.

BIOS Setup may provide an option for setting the Emergency Management Port password. However, the Emergency Management Port password is only utilized by the BMC, this password does not effect the BIOS security in any way, nor does the BIOS security engine provide any validation services for this password. Emergency management port security is handled primarily through the BMC and Emergency Management Port utilities.

6.19 Inactivity Timer

If the inactivity timer function is enabled, and no keyboard or mouse actions have occurred for the specified time-out period, the following occurs until the user password is entered:

- PS/2 keyboard and PS/2 mouse input is disabled. PS/2 keyboard lights start blinking.
- On-board video is blanked (if selected in setup)
- Floppy drive is write protected (if selected in setup)
- Front panel reset, sleep (if present) and power switches are locked

If a user password is entered, a time-out period must be specified in setup.

6.20 Hot Key Activation

Rather than having to wait for the inactivity time-out to expire, a hot-key combination allows the user to activate secure mode immediately. The hot-key combination is configured through Setup. The following keys are valid hot keys: Ctrl-Alt <L, Z>. Setup will not permit the user to choose any other key as the hot key. Note that the hotkey will only work on PS/2 keyboards. Hotkey will also only work locally, it will not work from a remote session over redirection.

6.21 Password Clear Jumper

If the user or administrator password (s) is lost or forgotten, both passwords may be cleared by moving the password clear jumper on the server board, into the "clear" position. The BIOS determines if the password clear jumper is in the "clear" position during BIOS POST and clears any passwords if required. The password clear jumper must be restored to its original position before a new password(s) can be set.

6.22 Secure Mode (Unattended start)

Secure mode refers to a system state where many of the external inputs and outputs are disabled to prevent tempering. These include PS/2 ports, floppy and on-board video.

6.23 Front Panel Lock

The front panel buttons, including power and reset, are always disabled when the system is in secure mode. If the system has a sleep switch, it will also be disabled while the system is in secure mode.

6.24 Video Blanking

If enabled in Setup, and a monitor is attached to the embedded VGA controller, the video will be blanked upon entering secure mode. This feature prevents unauthorized users from viewing the screen while system is in secure mode. Video monitors attached to add-in video adapters will not be blanked regardless of the setting of the video blanking feature.

6.25 PS/2 Keyboard and Mouse Lock

Keyboard and/or mouse devices attached to the PS/2 connector are unavailable while the system is in secure mode. The keyboard controller will not pass any keystrokes or mouse movements to the system until the correct user password is entered.

Note: Because secure mode has direct control of the keyboard controller and is able to secure access to the system via the PS/2 connector, the USB ports are not under secure mode control. USB ports are still functional when the system is in secure mode. It is recommended that all USB ports be "Disabled" in BIOS setup if a Secure Mode environment is in use.

6.26 Secure Boot (Unattended Start)

Secure boot allows the system to boot and run the operating system without requiring the user password even if a user password is set. Secure boot is nothing but booting the system while keeping it in secure mode. However, until the user password is entered, mouse input, keyboard input, and activation of the enabled secure mode features described above are not accepted.

In secure boot mode, if the BIOS detects a floppy diskette in the A: drive at boot time, it displays a message and waits for the user password before booting. After the password is entered, the system can boot from the floppy and secure mode is disabled. Any of the secure mode triggers will cause the system to return to secure mode.

If there is no diskette in drive A, the system will boot from the next boot device and will automatically be placed into secure mode. The PS/2 keyboard and mouse are locked before option ROMs are scanned. Video is blanked and the front panel is locked immediately before the operating system boots. If secure boot is enabled, the user cannot enter option ROM setup unless the user password is entered. This prevents entering the configuration utilities in the option ROMs where it is possible to format drives, etc. The on-board video is not blanked until the end of the POST.

6.27 Inactivity Timer

If the inactivity timer function is enabled, and no keyboard or mouse actions have occurred for the specified time-out period, the following occurs until the user password is entered:

- PS/2 keyboard and PS/2 mouse input is disabled. PS/2 keyboard lights start blinking.
- On-board video is blanked (if selected in setup)
- Floppy drive is write protected (if selected in setup)
- Front panel reset, sleep (if present) and power switches are locked

If a user password is entered, a time-out period must be specified in setup.

6.28 Error Handling

This section defines how errors are handled by the system BIOS. It also discusses the role of the BIOS in handling errors, and the interaction between the BIOS, platform hardware, and server management firmware with regard to error handling. In addition, error-logging techniques are described and beep codes for errors are defined.

6.28.1   Error Sources and Types

One of the major requirements of server management is to correctly and consistently handles system errors. System errors which can be disabled and enabled individually or as a group, can be categorized as follows:

- PCI bus.
- Memory single- and multi-bit errors.
- Sensors.
- Processor internal errors, bus/address errors, thermal trip errors, temperatures and voltages, and GTL voltage levels.
- Errors detected during POST, logged as 'POST errors'.

Sensors are managed by the BMC. The BMC is capable of receiving event messages from individual sensors and logging system events.

6.29 SMI Handler

The SMI handler is used to handle and log system level events that are not visible to the server management firmware. If the SMI handler control bit is disabled in Setup, SMI signals are not generated on system errors. If enabled, the SMI handler preprocesses all system errors, even those that are normally considered to generate an NMI. The SMI handler sends a command to the BMC to log the event and provides the data to be logged. System events that are handled by the BIOS generate SMI.

6.30 PCI Bus Error

The PCI bus defines two error pins, PERR# for reporting parity errors, and SERR# for reporting system errors. The BIOS can be instructed to enable or disable reporting PERR# and SERR# through NMI. For a PERR#, the PCI bus master has the option to retry the offending transaction, or to report it using SERR#. All other PCI-related errors are reported by SERR#. SERR# is routed to NMI if bit 2 of I/O register 61 is set to 0. If SERR# is enable in BIOS setup, all PCI-to-PCI bridges will generate an SERR# on the primary interface whenever an SERR# occurs on the secondary side of the bus. The same is true for PERR#s.

6.31 Processor Failure

The BIOS detects and logs any processor BIST failure. The failed processor can be identified by the first OEM data byte field in the log. For example, if processor 0 fails, the first OEM data byte will be 0. The BIOS depends on the BMC to log the watchdog timer reset event.

6.32 Processor Bus Error

If irrecoverable errors are encountered on the host processor bus, proper execution of the BIOS SMI handler cannot be guaranteed. The BIOS SMI handler will record errors to the system event log only if the system has not experienced a catastrophic failure that compromises the integrity of the SMI handler.

6.33 Single Bit ECC Error Throttling Prevention

The system detects, corrects, and logs correctable errors as indicated in Section 6.2.4 as long as these errors occur infrequently, the system should continue to operate without a problem.

Occasionally, correctable errors are caused by a persistent failure of a single component. Although these errors are correctable, continual calls to the error logger can throttle the system, preventing further useful work.

For this reason, the system counts certain types of correctable errors and disables reporting if errors occur too frequently. Error correction remains enabled but calls to the error handler are disabled. This allows the system to continue running, despite a persistent correctable failure. The BIOS adds an entry to the event log to indicate that logging for that type of error has been disabled. This entry indicates a serious hardware problem that must be repaired at the earliest possible time.

The system BIOS implements this feature for correctable bus errors. If ten errors occur within an hour, the corresponding error handler disables further reporting of that type of error. The BIOS re-enables logging and SMIs the next time the system is rebooted.

6.34 Memory Bus Error

The SE7500WV2 BIOS only logs memory errors found during the POST memory test.

The BIOS does not log single-bit memory or multi-bit memory errors. The Baseboard Management Controller (BMC) has access to the SMBUS to read these critical and non-critical errors directly and it will log them into the System Event log. It is not necessary to generate an SMI to the host processor for single bit and multi bit memory errors

6.35 System Limit Error

The BMC monitors system operational limits. It manages the A/D converter, defining voltage and temperature limits as well as fan sensors and chassis intrusion. Any sensor values outside of specified limits are fully handled by BMC. The BIOS does not generate an SMI to the host processor for these types of system events.

6.36 Boot Event

The BIOS downloads the system date and time to the BMC during POST and logs a boot event in the system event log. Software applications that parse the event log should not treat this boot event as an error.

6.37 Fault Resilient Booting (FRB)

The BIOS and firmware provides a feature to guarantee that the system boots, even if one or more processors fail during POST. The BMC contains two watchdog timers that can be configured to reset the system upon time-out.

6.37.1   FRB3

FRB3 refers to the FRB algorithm that detects whether the BSP is healthy enough to run BIOS at all. The BMC starts the FRB3 timer when the system is powered up or hard reset. The BIOS stops this timer in the power-on self test (POST) by asserting the *FRB3 timer halt* signal to the BMC. This requires that the BSP actually runs BIOS code. If the timer is not stopped within 5 seconds, and it expires, the BMC disables the BSP, logs an FRB3 error event, chooses another BSP (from the set of non-failed processors), and resets the system. FRB3 provides a check to verify that the selected BSP is not dead on start up and can actually run code. This process repeats until either the system boots without an FRB3 timeout, or all of the remaining processors have been disabled. At this point, if all the processors have been disabled, the BMC will attempt to boot the system on one processor at a time, irrespective of processor error history. This is called desperation mode.

6.37.2   FRB2

FRB2 refers to the level of FRB in which the BIOS uses the BMC watchdog timer to back up its operation during POST. The BIOS configures the watchdog timer for approximately 6-10 minutes indicating that the BIOS is using the timer for the FRB2 phase of operation.

After BIOS has identified the BSP and saved that information, it will then check to see if the watchdog timer expired on the previous boot. If so, it will store the Time Out Reason bits in a fixed CMOS location (token name = cmosWDTimerFailReason) for applications or a User Binary to examine and act upon. Next, it sets the watchdog timer FRB2 timer use bit, loads the watchdog timer with the new timeout interval, and disables FRB3 using the *FRB3 timer halt* signal. This sequence ensures that no gap exists in watchdog timer coverage between FRB3 and FRB2.

Note: FRB2 is not supported when the BIOS is in Recovery Mode.

If the watchdog timer expires while the watchdog use bit is set to FRB2, the BMC logs a Watchdog expiration event showing an FRB2 timeout (if so configured). It then hard resets the system, assuming Reset was selected as the watchdog timeout action.

The BIOS is responsible for disabling the FRB2 timeout before initiating the option ROM scan, prior to displaying a request for a Boot Password or prior to an Extensive Memory Test. The BIOS will re-enable the FRB2 timer after the Extensive Memory Test. The BIOS will provide a user-configurable option to change the FRB2 response behavior. These 4 options shall be:

- Disable on FRB2
- Never Disable
- Disable after 3 consecutive FRB2
- Disable FRB2 timer

The option of "Disable on FRB2" will do the following. If the FRB2 timer expires (i.e., a processor has failed FRB2), the BMC resets the system. As part of its normal operation, the BIOS obtains the watchdog expiration status from the BMC. If this status shows an expiration of the FRB2 timer, the BIOS logs an FRB2 event with the event data being the last Port 80h code issued in the previous boot. The BIOS also issues a Set Processor State command to the BMC, indicating an FRB2 failure and telling it to disable the BSP and reset the system. The

BMC then disables the processor that failed FRB2 and resets the system, causing a different processor to become the BSP.

The option of "Never Disable" will perform all the same functions as "Disable on FRB2" with the exception that the BIOS will not send a Set Processor State command to the BMC. The BIOS will still log the FRB2 event in the SEL.

The option of "Disable after 3 consecutive FRB2" will perform all the same functions as "Disable on FRB2" with the following exception. The BIOS will maintain a failure history of the successive boots. If the same BSP fails 3 consecutive boots with an FRB2, the processor would then be disabled. If the system successfully boots to a BSP, the failure history maintained by the BIOS should be cleared.

The option of "Disable FRB2 Timer" will cause the BIOS to not start the FRB2 timer in the BMC during POST. If this option is selected, the system will have no FRB protection after the FRB3 timer is disabled. The BIOS and BMC implement additional safeguards to detect and disable the application processors (AP) in a multiprocessor system. If an AP fails to complete initialization within a certain time, it is assumed to be nonfunctional. If the BIOS detects that an AP is nonfunctional, it requests the BMC to disable that processor. When the BMC disables the processor and generates a system reset, the BIOS will not see the bad processor in the next boot cycle. The failing AP is not listed in the MP table (refer to the *Multi-Processor Specification, Rev. 1.4*), nor in the ACPI APIC tables, and is invisible to the operating system.

All the failures (late POST, OS Boot, FRB-3, FRB-2, and AP failures) including the failing processor are recorded into the System Event Log. However, the user should be aware that if the setup option for error logging is disabled these failures are not recorded. The FRB-3 failure is recorded automatically by the BMC while the late POST, OS Boot, FRB-2, and AP failures are logged to the SEL by the BIOS. In the case of an FRB-2 failure, some systems will log additional information into the OEM data byte fields of the SEL entry. This additional data indicates the last POST task that was executed before the FRB-2 timer expired. This information may be useful for failure analysis.

The BMC maintains failure history for each processor in nonvolatile storage. Once a processor is marked "failed," it remains "failed" until the user forces the system to retest the processor. The BIOS reminds the user about a previous processor failure during each boot cycle until all processors have been retested and successfully pass the FRB tests or AP initialization. Processors that have failed in the past are not allowed to become the BSP and are not listed in the MP table and ACPI APIC tables.

It might happen that all the processors in the system are marked bad. An example is a uni-processor system where the processor has failed in the past. If all the processors are bad, the system does not alter the BSP and it attempts to boot from the original BSP. Error messages are displayed on the console, and errors are logged in the System Event Log of a processor failure.

If the user replaces a processor that has been marked bad by the system, the user must inform the system of this change by running BIOS Setup and selecting that processor to be retested. If a bad processor is removed from the system and is replaced with a new processor, the BMC automatically detects this condition and clears the status flag for that processor during the next boot.

There are three possible states for each processor slot:

- Processor installed (status only, indicates processor has passed BIOS POST).
- Processor failed. The processor may have failed FRB-2 or FRB-3, and it has been disabled.
- Processor not installed (status only, indicates the processor slot has no processor in it).

6.38 Boot Monitoring

6.38.1   Purpose

The Boot Monitoring feature is designed to allow watchdog timer protection of the OS load process. This is done in conjunction with a OS-present device driver or application that will disable the watchdog timer once the OS has successfully loaded. If the OS load process fails, the BMC will reset the system. This feature can be configured through BIOS Setup to operate in one of three modes or be disabled (the default state). In the "Always Reset" mode, the BMC will reset the system if the OS-present device driver or application does not disable the watchdog timer. In the "Retry 3 times" mode, after 3 consecutive failures to load the OS successfully, the BIOS will automatically boot to the Service Partition, if present. If a valid Service Partition is not detected, the system should continue to boot. If the Service Partition boot fails, the cycle starts again. In the "Retry Service Boot" mode, the system operates in a similar manner to the "Retry 3 times" mode. The system will instead try to boot the Service partition up to 3 consecutive times. If this is unsuccessful, the system halts. Additionally, in this mode, if a valid Service partition is not detected, the system will halt rather than attempting to boot to it.

Figure 10. BIOS Boot Monitoring Flowchart

6.39 Logging Format Conventions

The BIOS complies with Version 1.5 of the *Intelligent Platform Management Interface Specification*. IPMI specifications 0.9, 1.0, and 1.5 define the required use of all but two bytes in each event log entry, Event Data 2 and Event Data 3. An event generator can specify that these bytes contain OEM-specified values. The system BIOS uses these two bytes to record additional information about the error.

The format of the OEM data bytes (Event Data 2 and Event Data 3) for memory errors, PCI bus errors and FRB-2 errors has been standardized and is described here. Although only one format is defined in this version, this specification allows for multiple formats. This format is supported by all platforms that are compliant with IPMI Version 1.0 (or later).

Bits 3:1 of the generator ID field define the format revision. The system software ID is a 7-bit quantity. For events discussed in this document, the system software IDs are within the range 0x18 – 0x1F. System software ID of 0x18 indicates that OEM data byte 2 and 3 are encoded using data format scheme revision 0. The current document defines revision 0 of the format.

System software IDs in the range of 0x10 through 0x1f are reserved for the SMI handler. The IPMI specification reserves two distinct ranges for the BIOS and SMI handler. Since the distinction between the two is not significant, the same generator ID values are used for the BIOS and the SMI handler. Technically, the FRB-2 event is not logged by the SMI handler, but it will use the same generator ID range as memory errors. This makes it easier for the BIOS and the event log parser code.

The BIOS logs events using the discrete event trigger class. For this class, the format of the event data bytes is defined in Table 17.5 in the *Intelligent Management Platform Interface Specification*.

The system BIOS sensors are logical entities that generate events. The BIOS ensures that each combination of sensor type (e.g. memory) and event type (e.g. sensor-specific) has a unique sensor number.

6.39.1   Memory Error Events

The following table defines the data byte formats for memory-related errors logged by the BIOS. Memory errors, both correctable and uncorrectable cause an SMI. The BIOS then reads the current memory error state from the North Bridge generates IPMI sensor events. The BIOS will count the number of correctable memory error that occur on each DIMM over time. If more than 10 errors occurs on a DIMM within an hour, an Event Logging Disabled event will be generated and logging of correctable will be stopped until the next reset or power-on. If the BIOS detects an uncorrectable error, it will generate an *Uncorrectable ECC* event against the memory sensor and set the *failed* offset in the associated DIMM sensor (if a failing DIMM can be determined).

Table 50. Memory Error Event Data Field Contents

Field	IPMI Definition	BIOS-Specific Implementation

Generator ID	7:1 System software ID or IPMB slave address.
	
	1=ID is system software ID
	0=ID is IPMB slave address.
		If BIOS is the source:
		7:4 0x3 for system BIOS
		  3:1
		     1 = Format revision, Revision of the data format for OEM data bytes 2 and 3, For this revision of the specification, set this field to 1. All other revisions are reserved for now.
		  0
		     1 = ID is system software ID.
		As a result, the generator ID byte will start from 0x31 and go up to 0x3f, in increments of 2 for events logged by the BIOS.
		
		If BMC is the source:
		7:1 7 bit I^{2}C Slave Address
		0 0 = ID is IPMB Slave Address

Sensor Type	See Table 34.3, Sensor Type Codes, in the *Intelligent Management Platform Interface Specification v1.5*.	0xC for memory errors
Sensor Number	Number of sensor that generated this event	Unique value for each type of event because IPMI specification requires it that way. This field has no other significance. Should not be displayed to the end user if the event is logged by BIOS. For Single Bit memory errors the value is 0x08, for Multi-bit memory errors, the value is 0x08. For Single Bit memory error loggin disabled, the value is 0x09.
Type code	0x6F if event offsets are specific to the sensor	0x6F

Event Data 1	7:6
	     00 = unspecified byte 2
	     10 = OEM code in byte 2.
	5:4
	     00 = unspecified byte 3
	     10 = OEM code in byte 3. (BIOS will not use encodings 01 and 11 for errors covered by this document.).
	3:0
	     Offset from Event Trigger for discrete event state.
		Follow IPMI definition. If either of the two data bytes following this do not have any data, that byte should be set to 0xff, and the appropriate filed in event data 1 should indicate that that it is unspecified.
		According to Table 30.3 in the *Intelligent Management Platform Interface Specification*, 3:0 is 0 for single bit error and 1 for multi-bit error.

Event Data 2	7:0 OEM code 2 or unspecified.	If format rev is 1 and if this byte is specified, Syndrome Byte.
Event Data 3	7:0 OEM code 3 or unspecified.	For format rev 1, if this byte is specified, 7:6 Zero based Memory card number. Matches the number of type 16 entry in SMBIOS table. For example, card 0 corresponds to the first type 16 entry in SMBIOS tables. If all DIMMs are onboard, this field will always be 0. 5:0 Zero based DIMM number on the card. DIMM 0 corresponds to the first type 17 record in SMBIOS tables for that memory card.

6.39.2   PCI Error Events

The following table defines the data byte formats for PCI bus-related errors logged by the BIOS.

Table 51. PCI Error Event Data Field Contents

Field	IPMI Definition	BIOS Specific Implementation

Generator ID	7:1 System software ID or IPMB slave address. 1=ID is system software ID; 0=ID is IPMB slave address.	7:4 0x3 for system BIOS
		3:1
		
		    0 Format revision, Revision of the data format for OEM data bytes 2 and 3, For this revision of the specification, set this field to 0. All other revisions are reserved for now.
		    0 1=ID is system software ID
		As a result, the generator ID byte will start from 0x31 and go up to 0x3f, in increments of 2 for events logged by the BIOS.

Sensor Type	See Table 34.3, Sensor Type Codes, in the *Intelligent Management Platform Interface Specification v1.5*.	0x13 for critical interrupt
Sensor number	Number of sensor that generated this event	Unique value for each type of event because IPMI specification requires it that way. This field has no other significance. Should not be displayed to the end user if the event is logged by BIOS. For PERRs, the sensor number is 0xEA, for SERRs, the sensor number is 0xEB.
Type code	0x6F if event offsets are specific to the sensor	0x6F

Event Data 1	7:6 00 = unspecified byte 2
	        10 = OEM code in byte 2
	5:4 00 = unspecified byte 3
	        10 = OEM code in byte 3. (BIOS will not use encodings 01 and 11 for errors covered by this document.)
	3:0 Offset from Event Trigger for discrete event state.
		Follows the IPMI definition.
		If either of the two data bytes following this do not have any data, that byte should be set to 0xff, and the appropriate filed in event data 1 should indicate that that it is unspecified.
		According to Table 30.3 in the *Intelligent Management Platform Interface Specification*, 3:0 is 04 for PCI PERR and 05 for PCI SERR.

Event Data 2	7:0 OEM code 2 or unspecified	For format rev 0, if this byte is specified, it contains the PCI bus number on which the failing device resides. If the source of the PCI error cannot be determined, this byte contains 0xff and the event data 1 byte indicates that byte 2 is unspecified.
Event Data 3	7:0 OEM code 3 or unspecified.	For format rev 0, if this byte is specified, it contains the PCI device/function address in the standard format: 7:3 Device number of the failing PCI device 2:0 PCI function number. Will always contain a zero if the device is not a multifunction device. If the source of the PCI error cannot be determined, this byte contains 0xff and the event data 1 byte indicates that byte 3 is unspecified.

The following table provides examples of the event data fields for PCI device-related errors.

Table 52. Examples of Event Data Field Contents for PCI Errors

Error Type	Event Data 1	Event Data 2	Event Data 3
PCI PERR, failing device is not known	04	0xFF	0xFF
PCI SERR, failing device is not known	05	0xFF	0xFF
PCI PERR, device 3, function 1 on PCI bus 5 reported the error	0xA4	0x05	0x19 (Bits 7:3 = 03 Bits 2:0 = 01)
An unknown device on PCI bus 0 reported the SERR	0x85	0x00	0xFF

6.39.3 FRB-2 Error Events

The following table defines the data byte formats for FRB-2 errors logged by the BIOS.

Table 53. FRB-2 Event Data Field Contents

Field	IPMI Definition	BIOS Specific Implementation
Generator ID	7:1 System software ID or IPMB slave address. 1=ID is system software ID; 0=ID is IPMB slave address	7:4 0x3 for system BIOS 3:1 0 Format revision, Revision of the data format for OEM data bytes 2 and 3, For this revision of the specification, set this field to 0. All other revisions are reserved for now. 0 1=ID is system software ID As a result, the generator ID byte will start from 0x31 and go up to 0x3f, in increments of 2 for events logged by the BIOS.
Sensor Type	See Table 34.3, Sensor Type Codes, in the *Intelligent Management Platform Interface Specification v1.5*.	0x7 for processor related errors
Sensor number	Number of sensor that generated this event	Unique value for each type of event because IPMI specification requires that. This field has no other significance, and it should not be displayed to the end user if the event is logged by BIOS.
Type code	0x6F if event offsets are specific to the sensor	0x6F

Event Data 1	7:6 00 = unspecified byte 2
	        10 = OEM code in byte 2
	5:4 00 = unspecified byte 3
	        10 = OEM code in byte 3. (BIOS will not use encodings 01and 11 for errors covered by this document.)
	3:0 Offset from Event Trigger for discrete event state.
		If Event data 2 and event data 3 contain OEM codes, bits 7:6 and bits 5:4 contain 10. For platforms that do not include the POST code information with FRB-2 log, both these fields will be 0. BIOS either should specify both bytes or should mark both bytes as unspecified.
		
		According to IPMI 1.0 specification, table 30.3, Byte 3:0 is 03 for FRB-2 failure during POST.

Event Data 2	7:0 OEM code 2 or unspecified	For format rev 0, if this byte is specified, it contains bits 7:0 of the POST code at the time FRB-2 reset occurred (port 80 code)

Field	IPMI Definition	BIOS Specific Implementation
Event Data 3	7:0 OEM code 3 or unspecified	For format rev 0, if this byte is specified, it contains bits 15:8 of the POST code at the time FRB-2 reset occurred (port 81 code). If the BIOS only uses one byte POST codes, this byte will always be zero.

The following table provides examples of the event data fields for FRB-2 errors.

Table 54. Examples of Event Data Field Contents for FRB-2 Errors

Error type	Event Data 1	Event Data 2	Event Data 3
FRB-2 error, failing POST code information not available	0x03	0xFF	0xFF
FRB-2 error, BIOS uses 1-byte POST codes. The last POST code before FRB-2 reset was 0x60.	0xA3	0x60	0x0
FRB-2 error, BIOS uses 1-byte POST codes. The last POST code before FRB-2 reset was 0x1942.	0xA3	0x42	0x19

6.40 POST Codes, Error Messages, and Error Codes

The BIOS indicates the current testing phase during POST by writing a hex code to the Enhanced Diagnostic LEDs. See table 23 for a list of supported POST progress codes. If errors are encountered, error messages or codes will either be displayed to the video screen, or if an error has occurred prior to video initialization, errors will be reported through a series of audio beep codes. POST errors are logged in to the System Event Log.

The error codes are defined by Intel and whenever possible are backward compatible with error codes used on earlier platforms.

6.40.1   POST Progress Code LEDs

The SE7500WV2 provides LEDs to display POST progress codes. The purpose of the POST Progress Code LEDs is to provide a troubleshooting tool in the event of a system hang during POST. The LEDs will display the hex POST code for the last test the BIOS performed before the system hung.

The POST Progress Code LED feature consists of a hardware decoder and four dual color LEDs located on the back of the baseboard. During POST, the LEDs will display all normal POST progress codes representing the progress of the BIOS POST. Each code will be represented by a combination of colors from the four LEDs. The LEDs are in pairs of green and red. The POST progress codes are broken into two nibbles, an upper and a lower nibble. Each bit in the upper nibble is represented by a red LED and each bit in the lower nibble is represented by a green LED. If both bits are set in the upper and lower nibble then both red and green LEDs are lit, resulting in an amber color. Likewise, if both bits are clear then the red and green LEDs are off.

6.40.2 POST Error Codes and Messages

The following table defines POST error codes and their associated messages. The BIOS prompts the user to press a key in case of serious errors. Some of the error messages are preceded by the string "Error" to highlight the fact that the system might be malfunctioning. All POST errors and warnings are logged in the System Event Log, unless the System Event Log is full.

Table 55. Standard POST Error Messages and Codes

Error Code	Error Message	Pause on Boot
100	Timer Channel 2 Error	Yes
101	Master Interrupt Controller	Yes
102	Slave Interrupt Controller	Yes
103	CMOS Battery Failure	Yes
104	CMOS Options not Set	Yes
105	CMOS Checksum Failure	Yes
106	CMOS Display Error	Yes
107	Insert Key Pressed	Yes
108	Keyboard Locked Message	Yes
109	Keyboard Stuck Key	Yes
10A	Keyboard Interface Error	Yes
10B	System Memory Size Error	Yes
10E	External Cache Failure	Yes
110	Floppy Controller Error	Yes
111	Floppy A: Error	Yes
113	Hard disk 0 Error	Yes
114	Hard disk 1 Error	Yes
115	Hard disk 2 Error	Yes
116	Hard disk 3 Error	Yes
117	CD-ROM disk 0 Error	Yes
118	CD-ROM disk 1 Error	Yes
119	CD-ROM disk 2 Error	Yes
11A	CD-ROM disk 3 error	Yes
11B	Date/Time not set	Yes
11E	Cache memory bad	Yes
120	CMOS clear	Yes
121	Password clear	Yes
140	PCI Error	Yes
141	PCI Memory Allocation Error	Yes
142	PCI IO Allocation Error	Yes
143	PCI IRQ Allocation Error	Yes
144	Shadow of PCI ROM Failed	Yes
145	PCI ROM not found	Yes
146	Insufficient Memory to Shadow PCI ROM	Yes

Table 56. Extended POST Error Messages and Codes

Error Code	Error Message	Pause on Boot
8110	Processor 1 Internal error (IERR)	No
8111	Processor 2 Internal error (IERR)	No
8120	Processor 1 Thermal Trip error	No
8121	Processor 2 Thermal Trip error	No
8130	Processor 1 disabled	No
8131	Processor 2 disabled	No
8140	Processor 1 failed FRB-3 timer	No
8141	Processor 2 failed FRB-3 timer	No
8150	Processor 1 failed initialization on last boot.	No
8151	Processor 2 failed initialization on last boot.	No
8160	Processor 01: unable to apply BIOS update	Yes
8161	Processor 02: unable to apply BIOS update	Yes
8170	Processor P1 :L2 cache Failed	Yes
8171	Processor P2 :L2 cache Failed	Yes
8180	BIOS does not support current stepping for Processor P1	Yes
8181	BIOS does not support current stepping for Processor P2	Yes
8190	Watchdog Timer failed on last boot	No
8191	4:1 Core to bus ratio: Processor Cache disabled	Yes
8192	L2 Cache size mismatch	Yes
8193	CPUID, Processor Stepping are different	Yes
8194	CPUID, Processor Family are different	Yes
8195	Front Side Bus Speed mismatch. System Halted	Yes, Halt
8196	Processor Model are different	Yes
8197	CPU Speed mismatch	Yes
8198	Failed to load processor microcode	Yes
8300	Baseboard Management Controller failed to function	Yes
8301	Front Panel Controller failed to Function	Yes
8305	Hotswap Controller failed to Function	Yes
8420	Intelligent System Monitoring Chassis Opened	Yes
84F1	Intelligent System Monitoring Forced Shutdown	Yes
84F2	Server Management Interface Failed	Yes
84F3	BMC in Update Mode	Yes
84F4	Sensor Data Record Empty	Yes
84FF	System Event Log Full	No
8500	Bad or missing memory in slot 3A	Yes
8501	Bad or missing memory in slot 2A	Yes
8502	Bad or missing memory in slot 1A	Yes
8504	Bad or missing memory in slot 3B	Yes
8505	Bad or missing memory in slot 2B	Yes
8506	Bad or missing memory in slot 1B	Yes
8601	All Memory marked as fail. Forcing minimum back online	Yes

6.40.3 POST Error Beep Codes

The following table lists POST error beep codes. Prior to system video initialization, BIOS uses these beep codes to inform users on error conditions. Short beeps will be generated and an error code will be POSTed on the POST Progress Code LEDs.

6.40.4 BIOS Recovery Beep Codes

In the case of a Bootblock update, where video is not available for text messages to be displayed, speaker beeps are necessary to inform the user of any errors. The following table describes the type of error beep codes that may occur during the Bootblock update.

Table 57. BIOS Recovery Beep Codes

Beeps	Error message	POST Progress Code	Description
1	Recovery started		Start recovery process
2	Recovery boot error	Flashing series of POST codes: E9h EEh EBh ECh EFh	Unable to boot to floppy, ATAPI, or ATAPI CD-ROM. Recovery process will retry.
Series of long low-pitched single beeps	Recovery failed	EEh	Unable to process valid BIOS recovery images. BIOS already passed control to operating system and flash utility.
2 long high-pitched beeps	Recovery complete	EFh	BIOS recovery succeeded, ready for power-down, reboot.

Recovery BIOS will generate two beeps and flash POST code sequence of 0E9h, 0EAh, 0EBh, 0ECh, and 0EFh on the POST Progress Code LEDs.

During recovery mode, video will not be initialized. One high-pitched beep announces the start of the recovery process. The entire process takes two to four minutes. A successful update ends with two high-pitched beeps. Failure is indicated by a long series of short beeps.

6.40.5   Bootblock Error Beep Codes

Table 58. Bootblock Error Beep Codes

Beeps	Error message	Description
1	Refresh timer failure	The memory refresh circuitry on the motherboard is faulty.
2	Parity error	Parity can not be reset
3	Base memory failure	Base memory test failure. **See Table 59. "3-Beep-Boot Block Memory Failure Error Code" table for additional error details.
4	System timer	System timer is not operational
5	Processor failure	Processor failure detected
6	Keyboard controller Gate A20 failure	The keyboard controller may be bad. The BIOS cannot switch to protected mode.
7	Processor exception interrupt error	The CPU generated an exception interrupt.
8	Display memory read/write error	The system video adapter is either missing or its memory is faulty. This is not a fatal error.
9	ROM checksum error	System BIOS ROM checksum error
10	Shutdown register error	Shutdown CMOS register read/write error detected
11	Invalid BIOS	General BIOS ROM error

Table 59. Three-beep Boot Block Memory Failure Error Codes

Beep Code		Diagnostic LED Decoder G=Green, R=Red, A=Amber				Meanings
		Hi			Low	
3	00h	Off	Off	Off	Off	No memory was found in the system
3	01h	Off	Off	Off	G	Memory mixed type detected
3	02h	Off	Off	G	Off	EDO is not supported
3	03h	Off	Off	G	G	First row memory test failure
3	04h	Off	G	Off	Off	Mismatched DIMMs in a row
3	05h	Off	G	Off	G	Base memory test failure
3	06h	Off	G	G	Off	Failure on decompressing POST module
3	07h-0Dh	Off	G	G	G	Generic memory error
		G	Off	Off	Off	
		G	Off	Off	G	
		G	Off	G	Off	
		G	Off	G	G	
		G	G	Off	Off	
		G	G	Off	G	
3	0Eh	G	G	G	Off	SMBUS protocol error
3	0Fh	G	G	G	G	Generic memory error

6.41 "POST Error Pause" Option

In case of POST error(s), which occur during system boot-up, BIOS will stop and wait for the user to press an appropriate key before booting the O/S or entering BIOS setup. The user can override this option by setting "POST Error Pause" to "disabled" in BIOS setup Server menu page. If "POST Error Pause" option is selected to "disabled", the system will boot the operating system without user-intervention. Option default value is set to "enabled".

6.42 SE7500WV2 BIOS Runtime APIs

The SE7500WV2 server BIOS supports runtime APIs that can be used for diagnostics in a real-mode environment, such as DOS. This interface is in addition to the standard PC-AT INT interface.

6.43 INT 15 Extensions

Table 60. Interrupt 15h Extensions

Function (AX)	Description
DA12h	Cache services
DA15h, DA8Ch	Intel ID string
DA20h	IPMB services and Extended NVRAM extensions
DA92h	Processor information

6.43.1   Cache Services

Sets the state of the processor caches. Cache services are intended for diagnostic purposes only. The SE7500WV2 server BIOS does not support switching from writeback to write-through modes.

```
Call With    AH      = DAh
             AL      = 12h
             CL      = 0      Disable cache
                     = 1      Enable cache
                     = 2      Read cache status
                     = 3      Set Writeback Mode
Returns      AH, bit 0
                     = 0      Cache Disabled
                     = 1      Cache Enabled
             AH, bit 1
                     = 0      Write-through Mode
                     = 1      Writeback Mode
             CX, bit 15
                     = 0      Size information is invalid
                     = 1      Size information is valid
             CX, bits 14:0    Size of L2 cache in 32KB blocks
             CF      = 0      Success
                     = 1      Function not support (if AH = 86h)
```

6.43.2   Intel ID String

Gets the Intel ID string for the BIOS. The string may look similar to

```
SWV20.86B.0001.P01.0006061355
```

Call With	AH	= DAh	
	AL	= 15h and 8Ch	
	ES:DI	= Points to 32-byte buffer to store results	
Returns	CF	= 0	Success
		= 1	Function not support (if AH = 86h)

The 32-byte ID is formatted as follows:

       3-7-byte board ID, "SWV2"

       1-byte board revision, starting from '0'

       3-byte OEM ID, '86B' for standard BIOS

       4-byte build number

       1 – 3 bytes describing build type (D for development, A for Alpha, B for Beta, Pxx for production version xx)

       10-byte build date in yymmddtime format

       The remaining bytes are reserved for future use

6.43.3   Processor Information

Returns information about the system processors.

Call With	AH	= DAh
	AL	= 92h
	CL	= Processor number (0…7)
Returns	AL	= Stepping ID
	AH	= Model
	BL	= Family
	BH	= Number of processors supported by platform
	CX	= Processor bus speed in BCD (MHz)
	DX	= Processor core speed in BCD (MHz)

	CF	= 0	Success, or
		= 1	Processor not present, or
		= 1	Function not supported (If AH=86h)

If processor not present, (AH)=87h, (CF)=1

If function not supported, (AH)=86h, (CF)=1

Note: The processor number that is passed in (CL) as input refers to the physical position of the processor.

6.43.4 Extended NVRAM Services

The SE7500WV2 server BIOS supports NVRAM read and write to specific areas in the NVRAM to support option ROMs that need NVRAM storage. These services are enabled based on the platform requirements.

Call With	AH	= Dah
	AL	= 20h
	BL	= 85 Read Extended NVRAM/Flash
		= 86 Write Extended NVRAM/Flash
	BH	= 0 ESCD area
		= 1 SCSIA area
		= 2 SCSIB area
		= 3 LCD User String area
		= 4 System limits area
		= 5 User NVRAM area
		= 6 Multiboot area
		= 7 GUID/UUID area (data buffer must contain special signatures for the write call to succeed, read always works)
	ES:DI	= Pointer to data buffer
Returns	ES:DI = Pointer to data buffer	
	CF	= 0 Success
		= 1 Failure
	Error codes:	
	AH	= 1 Flash area not supported
		= 2 Flash write failed
		= 5 Invalid OEM index
		= 86h Function not supported
		= 88h Security failure

6.43.5 IPMB Services

The system BIOS provides real-mode calls to Read, Write, and Master Read/Write the IPMB. The Read and Write functions are used for all master/slave I^2C devices on all buses.

IPMB Services have the following characteristics:

- They are 16-bit real-mode (EMM386 cannot be running).
- They can be used for all IPMB commands.
- They can be used to communicate with any I^2C controller.
- If the carry flag is set, the interface has broken or timed-out.
- The caller is responsible for providing proper inputs. No sanity check is provided.
- The caller is responsible for checking completion code.

6.43.6   INT15h, Function DA20h, Subfunction 99h/9Ah/9Bh – Read/Write/Bus Master Write IMB

Call With   AH = Dah

AL   = 20h

BH = IMB Command

BL   = 99h (Read) or 9Ah (Write)

CH = Bus Indicator

CL   = Number of bytes to write

DH = I2C Controller Slave Address

DL[7:2] = Network Function number

DL[1:0] = LUN

ES:DI = Input/Output Buffer

Returns   ES:DI = Pointer to output data (if READ)

CF = 0   Success

= 1   Function not supported (if AH = 86h)

6.44 Multiple Processor Support (MPS)

The SE7500WV2 BIOS supports one or two Intel® Xeon™ processors with 512 cache.

6.44.1   Multiprocessor Specification Support

The SE7500WV2 BIOS complies with all requirements of the Intel *Multi-Processor Specification (MPS), Revision 1.4*, for symmetric multiprocessor support. The version number can be configured using BIOS Setup. The base MP configuration table contains the following entries:

- MP table header
- Processor entries
- PCI bus entries
- I/O APIC entries
- Local interrupt entries
- System address space-mapping entries
- Bus hierarchy descriptor
- Compatibility bus address space modifier entries

6.44.2 Multiple Processor Support

IA-32 processors have a microcode-based MP initialization protocol. On reset, all of the processors compete to become the bootstrap processor (BSP). If a serious error is detected during a Built-in Self-Test (BIST), the processor does not participate in the initialization protocol. A single processor that successfully passes BIST is automatically selected by the hardware as the BSP and starts executing from the reset vector (F000:FFF0h). A processor that does not perform the role of BSP is referred to as an application processor (AP).

The BSP is responsible for executing POST and preparing the machine to boot the operating system. The system BIOS performs several other tasks in addition to those required for MPS support, as described in Revision 1.4 of the MP specification. These tasks are part of the fault resilient booting algorithm. At the time of booting, the system is in virtual wire mode and the only the BSP is programmed to accept local interrupts (INTR driven by programmable interrupt controller (PIC) and non-maskable interrupt (NMI)). For platforms with a single processor configuration, the system is put in the virtual wire mode, which uses the local APIC of the processor.

As a part of the boot process, the BSP wakes each AP. When awakened, the AP programs its memory type range registers (MTRRs) to be identical to those of the BSP. All APs execute a halt instruction with their local interrupts disabled. The server management module (SMM) handler expects all processors to respond to an SMI. To ensure that an AP can respond to an SMI, any agent that wakes an AP must ensure that the AP is left in the Halt State, not the "wait for startup IPI" state. The waking agent must also ensure that the code segment containing the halt code executed by an AP is protected and does not get overwritten. Failure to comply with these guidelines results in a system hang during the next SMI.

6.44.3 Mixed Processor Support

The SE7500WV2 BIOS supports different versions of processors of various clock frequencies without changes to the BIOS, but only across different system configurations. All installed processors will be configured to run at the same frequency (for example, the bus frequency of all processors must be identical. If the core frequency of the processors differs, the BIOS will configure both processors to run at the core speed of the slower processor.). For best performance, all processors must be of the same revision.

Mixing processor families is considered an error condition. Mixing processors with different cache sizes results in a warning message. Mixing steppings (within the same family) is supported as long as the processors are + one or – one stepping within each other, only identical processors are tested by Intel.

The BIOS setup reports the type, cache size and speed of all detected and enabled processors.

7.   SE7500WV2 ACPI Implementation

7.1   ACPI

An ACPI aware operating system (OS) generates an SMI to request that the system be switched into ACPI mode. The BIOS responds by sending the appropriate command to the BMC to enable ACPI mode. The system automatically returns to legacy mode upon hard reset or power-on reset.

The SE7500WV2 platform supports S0, S1, S4, and S5 states. When the system is operating in ACPI mode, the operating system retains control of the system and operating system policy determines the entry methods and wakeup sources for each sleep state—**sleep entry and wakeup event capabilities are provided by the hardware but are enabled by the operating system**.

S0 Sleep State   The S0 sleep state is when everything is on. This is the state that no sleep is enabled.

S1 Sleep State   The S1 sleep state is a low wake-up latency sleep state. In this state, no system context is lost (Processor or chip set). The system context is maintained by the hardware.

S4 Sleep State   The S4 Non-Volatile Sleep state (NVS) is a special global system state that allows system context to be saved and restored (relatively slowly) when power is lost to the baseboard. If the system has been commanded to enter the S4 sleep state, the operating system will write the system context to a non-volatile storage file and leave appropriate context markers.

S5 Sleep State   The S5 sleep state is similar to the S4 sleep state except the operating system does not save any context nor enable any devices to wake the system. The system is in the "soft" off state and requires a complete boot when awakened.

7.1.1   Front Panel Switches

The server board SE7500WV2 supports up to four front panel buttons (via anyone of three different front panel interface connectors):

- Power button/ sleep button
- Reset button
- System identification button
- NMI button

The power button input (FP_PWR_BTN*) on the SE7500WV2 design is a request that is forwarded by the BMC to the power state functions in the National* PC87417 Super I/O chip. The power button state is monitored by the BMC. It does not directly control power on the power supply.

The power button input (FP_SLP_BTN*) will behave differently depending on whether or not the operating system supports ACPI. The sleep switch has no effect unless an operating system with ACPI support is running. If the operating system supports ACPI and the system is running, pressing the sleep switch causes an event. The operating system will cause the system to transition to the appropriate system state depending on the user settings.

Power/Sleep Button Off to On: The ICH3-S and SIO may be configured to generate wakeup events for several different system events: Wake on LAN*, PCI Power Management Interrupt, and Real Time Clock Alarm are examples of these events. The BMC monitors the power button and wakeup event signals from the ICH3-S. A transition from either source results in the BMC starting the power-up sequence. Since the processors are not executing, the BIOS does not participate in this sequence. The ICH3-S receives power good and reset from the BMC and then transition to an ON state.

Power/Sleep Button On to Off (Legacy): The BMC monitors power state signals from the ICH-3 and de-asserts the PS_PWR_ON signal to the power supply. As a safety mechanism, the BMC automatically powers off the system in 4-5 seconds.

Power/Sleep Button On to Off (ACPI): If an ACPI operating system is loaded, the power button switch generates a request (via SCI) to the operating system to shutdown the system. The operating system retains control of the system and determines what sleep state (if any) the system transitions to.

Power/Sleep Button On to Sleep (ACPI): If an ACPI operating system is loaded, the sleep button switch generates a request (via SCI) to the operating system to place the system in "sleep" mode. The operating system retains control of the system and determines into which sleep state, if any, the system transitions.

Power/Sleep Button Sleep to On (ACPI): If an ACPI operating system is loaded, the sleep button switch generates a wake event to the ICH3-S and a request (via SCI) to the operating system to place the system in the "On" state. The operating system retains control of the system and determines from which sleep state, if any, the system can wake.

Reset Button: The reset button will generate a hard reset to the system.

NMI Button: The NMI button will force an NMI to the BMC, which will generate an NMI to the processor.

System ID Button: The System ID button is used to aid a technician in locating a system for servicing when installed in a rack environment. Pushing the ID button will light the blue ID light located on the back edge of the baseboard near the speaker and battery. It will also light an LED on a front panel if configured to do so.

7.1.2   Wake up Sources (ACPI and Legacy)

The server board SE7500WV2 is capable of wake up from several sources under a non-ACPI configuration, e.g., when the operating system does not support ACPI. The wake up sources are defined in the following table. Under ACPI, the operating system programs the ICH3-S and SIO to wake up on the desired event, but in legacy mode, the BIOS enables/disables wake up sources based on an option in BIOS Setup. It is required that the operating system or a driver will clear any pending wake up status bits in the associated hardware (such as the Wake on

LAN status bit in the LAN application specific integrated circuit (ASIC), or PCI power management event (PME) status bit in a PCI device). The legacy wake up feature is disabled by default.

Table 61. Supported Wake Events

Wake Event	Supported via ACPI (by sleep state)	Supported Via Legacy Wake
Power Button	Always wakes system	Always wakes system
Ring indicate from Serial A	S1, S4, S5	Yes
Ring indicate from Serial B	S1, S4, S5	Yes
PME from PCI 32/33	S1, S4, S5	Yes
PME from PCI secondary 64/33	S1, S4, S5	No
PME from primary PCI 64/66	S1, S4, S5	Yes
BMC source (i.e. EMP)	Simulated as power button	Simulated as power button
RTC Alarm	S1, S4, S5	Yes
Mouse	S1	No
Keyboard	S1	No
USB	No	No

8.   SE7500WV2 Connectors

8.1   Main Power Connector

The main power supply connection is obtained using the 24-pin connector. The following table defines the pin-outs of the connector.

Table 62. Power Connector Pin-out (J3J1)

Pin	Signal	Pin	Signal
1	+3.3Vdc	13	+3.3Vdc
2	+3.3Vdc	14	-12Vdc
3	GND	15	GND
4	+5Vdc	16	PS_ON#
5	GND	17	GND
6	+5Vdc	18	GND
7	GND	19	GND
8	PWR_OK	20	RSVD_(-5V)
9	5VSB	21	+5Vdc
10	+12Vdc	22	+5Vdc
11	+12Vdc	23	+5Vdc
12	+3.3Vdc	24	GND

Table 63. Power Supply Signal Connector (J1J1)

Pin	Signal
1	5VSB_SCL
2	5VSB_SDA
3	PS_ALTER_L, Not used
4	3.3V SENSE-
5	3.3V SENSE+

Table 64. 12V Power Connector (J4J1)

Pin	Signal
1	GND
2	GND
3	GND
4	GND
5	+12Vdc
6	+12Vdc
7	+12Vdc
8	+12Vdc

8.2   Memory Module Connector

The server board SE7500WV2 has six DDR DIMM connectors and supports registered ECC
DDR200/266 modules. For additional DIMM information, refer to the *DDR200/266 Registered
DIMM Specification*.

Table 65. DIMM Connectors (J5F1, J5F2, J5F3, J6F1, J6F2, J6F3)

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	V_{SS}	29	DQM1	57	DQ18	85	V_{SS}	113	DQM5	141	DQ50
2	DQ0	30	CS0#	58	DQ19	86	DQ32	114	CS1#	142	DQ51
3	DQ1	31	DU[1]	59	V_{DD}	87	DQ33	115	RAS#	143	V_{DD}
4	DQ2	32	V_{SS}	60	DQ20	88	DQ34	116	V_{SS}	144	DQ52
5	DQ3	33	A0	61	NC	89	DQ35	117	A1	145	NC
6	V_{DD}	34	A2	62	V_{REF}	90	V_{DD}	118	A3	146	V_{REF}
7	DQ4	35	A4	63	CKE1	91	DQ36	119	A5	147	REGE
8	DQ5	36	A6	64	V_{SS}	92	DQ37	120	A7	148	V_{SS}
9	DQ6	37	A8	65	DQ21	93	DQ38	121	A9	149	DQ53
10	DQ7	38	A10/AP	66	DQ22	94	DQ39	122	BA0	150	DQ54
11	DQ8	39	BA1	67	DQ23	95	DQ40	123	A11	151	DQ55
12	V_{SS}	40	V_{DD}	68	V_{SS}	96	V_{SS}	124	V_{DD}	152	V_{SS}
13	DQ9	41	V_{DD}	69	DQ24	97	DQ41	125	CLK1	153	DQ56
14	DQ10	42	CLK0	70	DQ25	98	DQ42	126	A12	154	DQ57
15	DQ11	43	V_{SS}	71	DQ26	99	DQ43	127	V_{SS}	155	DQ58
16	DQ12	44	DU[1]	72	DQ27	100	DQ44	128	CKE0	156	DQ59
17	DQ13	45	CS2#	73	V_{DD}	101	DQ45	129	CS3#	157	V_{DD}
18	V_{DD}	46	DQM2	74	DQ28	102	V_{DD}	130	DQM6	158	DQ60
19	DQ14	47	DQM3	75	DQ29	103	DQ46	131	DQM7	159	DQ61
20	DQ15	48	DU[1]	76	DQ30	104	DQ47	132	A13	160	DQ62
21	CB0	49	V_{DD}	77	DQ31	105	CB4	133	V_{DD}	161	DQ63
22	CB1	50	NC	78	V_{SS}	106	CB5	134	NC	162	V_{SS}
23	V_{SS}	51	NC	79	CLK2	107	V_{SS}	135	NC	163	CLK3
24	NC	52	CB2	80	NC	108	NC	136	CB6	164	NC
25	NC	53	CB3	81	WP	109	NC	137	CB7	165	SA0
26	V_{DD}	54	V_{SS}	82	SDA	110	V_{DD}	138	V_{SS}	166	SA1
27	WE#	55	DQ16	83	SCL	111	CAS#	139	DQ48	167	SA2
28	DQM0	56	DQ17	84	V_{DD}	112	DQM4	140	DQ49	168	V_{DD}

8.3   Processor Socket

The server board SE7500WV2 has two Socket 604 processor sockets. The following table provides the processor socket pin numbers and pin names:

Table 66. Socket 604 Processor Socket Pinout

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
A3	D29#	AC3	A20#	AH6	A10#	AJ31	BSEL1	AK19	REQ3#
A5	D28#	AC5	Vss	AH8	A5#	AJ33	BSEL0	AL21	VTT
A7	D43#	AC33	Vss	AH10	A8#	AJ35	SMI#	AL23	HITM#
A9	D37#	AC35	FERR#	AH12	A4#	AJ37	VID3	AL25	HIT#
A11	D44#	AC37	RSP#	AH14	BNR#	AK2	VccCORE	AL27	DBSY#
A13	D51#	AD2	Vss	AH16	REQ1#	AK4	VTT_PWRGD	AL29	THERMDN
A15	D47#	AD4	A31#	AH18	REQ2#	AK6	A28#	AL31	THERMDP
A17	D48#	AD6	VREF5	AH20	VTT	AK8	A3#	AL33	TCK
A19	D57#	AD32	VccCORE	AH22	RS1#	AK10	A11#	AL35	VID0
A21	D46#	AD34	Vss	AH24	VccCORE	AK12	VREF6	AL37	VID2
A23	D53#	AD36	VTT	AH26	RS0#	AK14	A14#	AM2	Vss
A25	D60#	AE1	A17#	AH28	THERMTRIP#	AK16	VTT	AM4	VccCORE
A27	D61#	AE3	A22#	AH30	SLP#	AK18	REQ#0	AM6	Vss
A29	DEP7#	AE5	VccCORE	AH32	VccCORE	AK20	LOCK#	AM8	VccCORE
A31	DEP3#	AE33	A20M#	AH34	Vss	AK22	VCMOS_REF	AM10	Vss
A33	DEP2#	AE35	IERR#	AH36	VccCORE	AK24	AERR#	AM12	VccCORE
A35	PRDY#	AE37	FLUSH#	AJ1	A21#	AK26	PWRGOOD	AM14	Vss
A37	Vss	AF2	VccCORE	AJ3	Reserved	AK28	RS2#	AM16	VccCORE
AA1	A27#	AF4	A35#	AJ5	VccCORE	AK30	Reserved	AM18	Vss
AA3	A30#	AF6	A25#	AJ7	Vss	AK32	TMS	AM20	VccCORE
AA5	VccCORE	AF32	Vss	AJ9	VccCORE	AK34	VccCORE	AM22	Vss
AA33	VTT	AF34	VccCORE	AJ11	Vss	AK36	VID 25mV	AM24	VccCORE
AA35	VTT	AF36	Vss	AJ13	VccCORE	AL1	Reserved	AM26	Vss
AA37	VccCORE	AG1	VTT	AJ15	Vss	AL3	Vss	AM28	VccCORE
AB2	VccCORE	AG3	A19#	AJ17	VccCORE	AL5	A15#	AM30	Vss
AB4	A24#	AG5	Vss	AJ19	Vss	AL7	A13#	AM32	VccCORE
AB6	A23#	AG33	INIT#	AJ21	VccCORE	AL9	A9#	AM34	Vss
AB32	Vss	AG35	STPCLK#	AJ23	Vss	AL11	AP0#	AM36	VID1
AB34	VccCORE	AG37	IGNNE#	AJ25	VccCORE	AL13	VTT	AN3	DYN_OE
AB36	VTT	AH2	Vss	AJ27	Vss	AL15	A7#	AN5	A12#
AC1	A33#	AH4	RESET#	AJ29	VccCORE	AL17	REQ4#	AN7	A16#
AN9	A6#	C1	D33#	D26	Vss	F14	VccCORE	K4	VREF2
AN11	VTT	C3	VccCORE	D28	VccCORE	F16	D63#	K6	D24#
AN13	AP1#	C5	D31#	D30	Vss	F18	VREF1	K32	VccCORE
AN15	VTT	C7	D34#	D32	VccCORE	F20	Vss	K34	VccCORE

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
AN17	BPRI#	C9	D36#	D34	Vss	F22	VccCORE	K36	Vss
AN19	DEFER#	C11	D45#	D36	VccCORE	F24	Vss	L1	D13#
AN21	VTT	C13	D49#	E1	D26#	F26	VccCORE	L3	D20#
AN23	RP#	C15	D40#	E3	D25#	F28	Vss	L5	Vss
AN25	TRDY#	C17	D59#	E5	VccCORE	F30	VccCORE	L33	Reserved
AN27	DRDY#	C19	D55#	E7	Vss	F32	Vss	L35	PICD1
AN31	BR0#	C21	D54#	E9	VccCORE	F34	VccCORE	L37	LINT1/NMI
AN33	ADS#	C23	D58#	E11	Vss	F36	Vss	M2	Vss
AN35	TRST#	C25	D50#	E13	VccCORE	G1	D21#	M4	D11#
AN37	TDI	C27	D56#	E15	Vss	G3	D23#	M6	D3#
B2	TDO	C29	DEP5#	E17	VccCORE	G5	Vss	M32	VccCORE
B4	D35#	C31	DEP1#	E19	Vss	G33	BP2#	M34	Vss
B6	Vss	C33	DEP0#	E21	Reserved	G35	VTT	M36	LINT0/INTR
B10	VccCORE	C35	BPM0#	E23	VTT4	G37	VTT	N1	D2#
B12	Vss	C37	CPUPRES#	E25	D62#	H2	Vss	N3	D14#
B14	VccCORE	D2	Vss	E27	SLEWCTRL	H4	D16#	N5	VccCORE
B16	Vss	D4	Vss	E29	DEP6#	H6	D19#	N33	Reserved
B18	VccCORE	D6	VccCORE	E31	AGTL+ I/O	H32	VccCORE	N35	Reserved
B20	Vss	D8	D38#	E33	VREF0	H34	Vss	Q33	Reserved
B22	VccCORE	D10	D39#	E35	BPM1#	H36	VccCORE	P2	VccCORE
B24	Vss	D12	D42#	E37	BP3#	J1	D7#	P4	D18#
B26	VccCORE	D14	D41#	F2	VccCORE	J3	D30#	P6	D9#
B28	Vss	D16	D52#	F4	VccCORE	J5	VccCORE	P32	Vss
B30	VccCORE	D18	Vss	F6	D32#	J33	PICCLK	P34	VccCORE
B32	Vss	D20	VccCORE	F8	D22#	J35	PICD0	P36	Vss
B34	VccCORE	D22	Vss	F10	Reserved	J37	PREQ#	Q1	D12#
B36	BINIT#	D24	VccCORE	F12	D27#	K2	VccCORE	Q3	D10#

8.4   System Management Headers

8.4.1   ICMB Header

Table 67. ICMB Header Pin-out (J9B2)

Pin	Signal Name	Type	Description
1	5 V standby	Power	+5 V Standby
2	Transmit	Signal	UART signals
3	Transmit Enable	Signal	UART signals
4	Receive	Signal	UART signals
5	Ground	GND	

8.4.2   OEM IPMB Header

Table 68. IPMB Header Pin-out (J9C1)

Pin	Signal Name	Description
1	Local I2C SDA	BMC HI 5 V Standby Clock Line
2	GND	
3	Local I2C SCL	BMC HI 5 V Standby Data Line

8.5   PCI I/O Riser Slot Connector

There are two peer 64-bit, PCI buses implemented through the two separate I/O Riser slots. The first PCI segment, P64-B, supports full length, full height PCI cards. The PCI cards must meet the PCI specification for height, inclusive of cable connections and memory. The second PCI segment, P64-C, supports low-profile PCI cards. The I/O riser slot pin-outs are detailed in the following two tables.

Table 69. P64-B Full Length PCI Riser Slot Pin-out

Pin	Side B	Side A	Pin	Side B	Side A
1	-12 V	TRST#	49	M66EN	AD[09]
2	IRQ5	+12 V	50	**Connector Key**	**Connector Key**
3	Ground	TMS	51	**Connector Key**	**Connector Key**
4	IRQ4	TDI	52	AD[08]	C/BE[0]#
5	+5 V	+5 V	53	AD[07]	+3.3 V
6	+5 V	IRQ0	54	+3.3 V	AD[06]
7	IRQ3	IRQ1	55	AD[05]	AD[04]
8	IRQ3	+5 V	56	AD[03]	Ground
9	PRSNT1#	REQ3#	57	Ground	AD[02]
10	GNT2#	+5 V	58	AD[01]	AD[00]

Pin	Side B	Side A	Pin	Side B	Side A
11	PRSNT2#	GNT3#	59	+5 V	+5 V
12	Ground	Ground	60	ACK64#	REQ64#
13	Ground	Ground	61	+5 V	+5 V
14	REQ2#	3.3 V AUX	62	+5 V	+5 V
15	Ground	RST#		**Connector Key**	**Connector Key**
16	CLK	+5 V		**Connector Key**	**Connector Key**
17	Ground	GNT#	63	Clock Slot2	Ground
18	REQ#	Ground	64	Ground	C/BE[7]#
19	+5 V	PME#	65	C/BE[6]#	C/BE[5]#
20	AD[31]	AD[30]	66	C/BE[4]#	+5 V
21	AD[29]	+3.3 V	67	Ground	PAR64
22	Ground	AD[28]	68	AD[63]	AD[62]
23	AD[27]	AD[26]	69	AD[61]	Ground
24	AD[25]	Ground	70	+5 V	AD[60]
25	+3.3 V	AD[24]	71	AD[59]	AD[58]
26	C/BE[3]#	IDSEL	72	AD[57]	Ground
27	AD[23]	+3.3 V	73	Ground	AD[56]
28	Ground	AD[22]	74	AD[55]	AD[54]
29	AD[21]	AD[20]	75	AD[53]	+5 V
30	AD[19]	Ground	76	Ground	AD[52]
31	+3.3 V	AD[18]	77	AD[51]	AD[50]
32	AD[17]	AD[16]	78	AD[49]	Ground
33	C/BE[2]#	+3.3V	79	+5V	AD[48]
34	Ground	FRAME#	80	AD[47]	AD[46]
35	IRDY#	Ground	81	AD[45]	Ground
36	+3.3 V	TRDY#	82	Ground	AD[44]
37	DEVSEL#	Ground	83	AD[43]	AD[42]
38	Ground	STOP#	84	AD[41]	+5 V
39	LOCK#	+3.3 V	85	Ground	AD[40]
40	PERR#	SMBUS SCL	86	AD[39]	AD[38]
41	+3.3 V	SMBUS SDA	87	AD[37]	Ground
42	SERR#	Ground	88	+5V	AD[36]
43	+3.3 V	PAR	89	AD[35]	AD[34]
44	C/BE[1]#	AD[15]	90	AD[33]	Ground
45	AD[14]	+3.3 V	91	Ground	AD[32]
46	Ground	AD[13]	92	Clock Slot 3	Riser detect
47	AD[12]	AD[11]	93	Reserved	Ground
48	AD[10]	Ground	94	Ground	Pull Up

Table 70. P64-C Low-Profile Riser Slot Pin-out

Pin	Side B	Side A	Pin	Side B	Side A
1	-12 V	TRST#	49	M66EN	AD[09]
2	IRQ5	+12 V	50	**Connector Key**	**Connector Key**
3	Ground	TMS	51	**Connector Key**	**Connector Key**
4	IRQ4	TDI	52	AD[08]	C/BE[0]#
5	+5 V	+5 V	53	AD[07]	+3.3 V
6	+5 V	IRQ0	54	+3.3 V	AD[06]
7	IRQ3	IRQ1	55	AD[05]	AD[04]
8	IRQ3	+5 V	56	AD[03]	Ground
9	PRSNT1#	REQ3#	57	Ground	AD[02]
10	GNT2#	+5 V	58	AD[01]	AD[00]
11	PRSNT2#	GNT3#	59	+5 V	+5 V
12	Ground	Ground	60	ACK64#	REQ64#
13	Ground	Ground	61	+5 V	+5 V
14	REQ2#	3.3 V AUX	62	+5 V	+5 V
15	Ground	RST#		**Connector Key**	**Connector Key**
16	CLK	+5 V		**Connector Key**	**Connector Key**
17	Ground	GNT#	63	Clock Slot2	Ground
18	REQ#	Ground	64	Ground	C/BE[7]#
19	+5 V	PME#	65	C/BE[6]#	C/BE[5]#
20	AD[31]	AD[30]	66	C/BE[4]#	+5 V
21	AD[29]	+3.3 V	67	Ground	PAR64
22	Ground	AD[28]	68	AD[63]	AD[62]
23	AD[27]	AD[26]	69	AD[61]	Ground
24	AD[25]	Ground	70	+5 V	AD[60]
25	+3.3 V	AD[24]	71	AD[59]	AD[58]
26	C/BE[3]#	IDSEL	72	AD[57]	Ground
27	AD[23]	+3.3 V	73	Ground	AD[56]
28	Ground	AD[22]	74	AD[55]	AD[54]
29	AD[21]	AD[20]	75	AD[53]	+5 V
30	AD[19]	Ground	76	Ground	AD[52]
31	+3.3 V	AD[18]	77	AD[51]	AD[50]
32	AD[17]	AD[16]	78	AD[49]	Ground
33	C/BE[2]#	+3.3V	79	+5V	AD[48]
34	Ground	FRAME#	80	AD[47]	AD[46]
35	IRDY#	Ground	81	AD[45]	Ground
36	+3.3 V	TRDY#	82	Ground	AD[44]
37	DEVSEL#	Ground	83	AD[43]	AD[42]
38	Ground	STOP#	84	AD[41]	+5 V
39	LOCK#	+3.3 V	85	Ground	AD[40]
40	PERR#	SMBUS SCL	86	AD[39]	AD[38]
41	+3.3 V	SMBUS SDA	87	AD[37]	Ground
42	SERR#	Ground	88	+5V	AD[36]

Pin	Side B	Side A	Pin	Side B	Side A
43	+3.3 V	PAR	89	AD[35]	AD[34]
44	C/BE[1]#	AD[15]	90	AD[33]	Ground
45	AD[14]	+3.3 V	91	Ground	AD[32]
46	Ground	AD[13]	92	Clock Slot 3	Riser detect
47	AD[12]	AD[11]	93	Reserved	Ground
48	AD[10]	Ground	94	Ground	Pull Down

8.6   Front Panel Connectors

A high density, 34-pin header (J1G4) and an SSI standard 24-pin header (J1H1) are provided to support a system front panel. The headers contain reset, NMI, power control buttons, and LED indicator

Table 71. 34-pin Front Panel Connector Signal Descriptions

Signal	Type [1]	Description
SPKR_FP	Out	SPKR_FP is the speaker data for the front panel/chassis mounted speaker.
GROUND	ground	GROUND is the power supply ground.
CHASSIS_INTRUSION	In	The chassis intrusion signal is connected to the BMC and indicates that the chassis has been opened. CHASSIS_INTRUSION is pulled high to +5 V standby on the baseboard.
FP_HD_ACT*	Out	The hard drive activity signal indicates activity on one of the hard disk controllers in the system.
+5V	Power	+5 V is the 5-volt power supply.
COOL_FLT_LED*	Out	The cooling fault LED indicates that either a fan failure has occurred or the system is approaching an over-temperature situation. COOL_FLT_LED* is an output of the BMC.
PWR_LED*	Out	Power present LED
PWR_FLT_LED*	Out	The system fault signal indicates either a power fault or SCSI drive failure has occurred in the system.
GROUND	ground	GROUND is the power supply ground.
SM_HI_SDA	in/out	I^{2}C data is the data signal for the Intelligent Platform Management Bus.
FP_NMI_BTN*	In	The front panel NMI is connected to a BMC input port, allowing the front panel to generate an NMI. FP_NMI_BTN* is pulled high to +5 V on the baseboard and is intended to be connected to a momentary-contact push button (connected to GROUND when pushed) on the system front panel.
SM_HI_SCL	in/out	The I^{2}C clock is the clock signal for the Intelligent Platform Management Bus.
FP_RST_BTN*	In	The front panel reset is connected to the BMC and causes a hard reset to occur, resetting all baseboard devices except for the BMC. FP_RST_BTN* is pulled high to +5V on the baseboard, and is intended to be connected to a momentary-contact push button (connected to GROUND when pushed) on the system front panel.
+5V standby	Power	+5 V Standy is the standby 5-volt power supply.
FP_PWR_BTN*	In	The front panel power control is connected to the BMC and causes the power to toggle (on → off, or off → on). FP_PWR_BTN* is pulled high to +5 V standby on the baseboard and is intended to be connected to a momentary-contact push button (connected to GROUND when pushed) on the system front panel.
SM_FP_ISOL	In	SM_FP_ISOL, when asserted, isolates the front panel SM bus.
GROUND	ground	GROUND is the power supply ground.

Signal	Type [1]	Description
RJ45_ACTLED_R	in	NIC activity LED.
reserved	–	Reserved.
SM_PRI_SCL	in/out	The I^2C clock is the clock signal for the primary private bus.
SM_PRI_SDA	in/out	I^2C Data is the data signal for the primary private bus.

Note:

1. Type (in, out, in/out, power, ground) is from the perspective of the baseboard.I/O connectors

Table 72. SSI Compliant 24-pin Front Panel Connector Pinout (J1H1)

Pin	Signal Name	Pin	Signal Name
1	Power LED Anode	2	SB5V
3	Key	4	SB5V
5	Power LED Cathode	6	Cool Fault LED
7	HDD Activity LED Anode	8	SB5V
9	HDD Activity LED Cathode	10	System Fault LED
11	Power Switch	12	NIC#1 Activity LED
13	GND (Power Switch)	14	NIC#1 Link LED
15	Reset Switch	16	I2C SDA
17	GND (Reset Switch)	18	I2C SCL
21	GND (ACPI Sleep Switch)	22	NIC#2 Activity LED
23	NMI to CPU Switch	24	NIC#2 Link LED

8.6.1   High Density 100-Pin Floppy / Front Panel / IDE Connector (J2H1)

The server board SE7500WV2 has a multifunction connector that houses signals for a floppy drive, front panel with USB and video support, and ATA-100 drive support into a single high density 100-pin connector. The connector is used in Intel's SR1300 and SR2300 server chassis. It is used to transfer signals from the baseboard to the chassis backplane using a single "Flex Circuit" type of cable, thus reducing the need for multiple legacy cables. The following table provides the pinout for this connector.

Table 73. High-density 100-Pin Floppy/Front Panel/IDE Connector Pin out (J2G1)

Pin	Signal Name	Pin	Signal Name
A1	V_Red	B1	GND
A2	V_Green	B2	GND
A3	V_blue	B3	GND
A4	V_Vsync	B4	V_Hsync
A5	FP_NMI_BTN_L	B5	RJ45_SEC_ACTLED_R
A6	GND	B6	RJ45_SEC_LILED_R
A7	FP_ID_BTN_L	B7	FP_CHASSIS_INTRUSION
A8	GND	B8	PB1_5VSB_SCL
A9	FP_RST_BTN_L	B9	PB1_5VSB_SDA

Pin	Signal Name	Pin	Signal Name
A10	HDD_FAULT_R_L	B10	RJ45_PRI_ACTLED_R
A11	FP_PWR_BTN_L	B11	RJ45_PRI_LILED_R
A12	HDD_LED_ACT_R_L	B12	FP_ID_LED_R_L
A13	VCC	B13	SB5V
A14	FP_PWR_LED_R_L	B14	FP_SYS_FLT_LED2_R_L
A15	SB5V	B15	FP_SYS_FLT_LED_R_L
A16	RST_P6_PWR_GOOD	B16	IPMB_5VSB_SCL
A17	IPMB_5VSB_SDA	B17	GND
A18	GND	B18	FD_HDSEL_L
A19	FD_DSKCHG_L	B19	GND
A20	FD_WPD_L	B20	FD_RDATA_L
A21	FD_TRK0_L	B21	GND
A22	GND	B22	FD_WDATA_L
A23	FD_WGATE_L	B23	GND
A24	FD_DIR_L	B24	FD_STEP_L
A25	FD_DS0_L	B25	GND
A26	GND	B26	FD_MTR0_L
A27	FD_INDEX_L	B27	GND
A28	GND	B28	V_Switch
A29	FD_DENSEL0	B29	GND
A30	GND	B30	IDE_RESET_L
A31	IDE_PDD<7>	B31	GND
A32	IDE_PDD<6>	B32	IDE_PDD<8>
A33	GND	B33	IDE_PDD<9>
A34	IDE_PDD<5>	B34	GND
A35	IDE_PDD<4>	B35	IDE_PDD<10>
A36	GND	B36	IDE_PDD<11>
A37	IDE_PDD<3>	B37	GND
A38	IDE_PDD<2>	B38	IDE_PDD<12>
A39	GND	B39	IDE_PDD<13>
A40	IDE_PDD<1>	B40	GND
A41	IDE_PDD<0>	B41	IDE_PDD<14>
A42	GND	B42	IDE_PDD<15>
A43	IDE_R_PDDREQ	B43	GND
A44	GND	B44	IDE_PDIOW_L
A45	IDE_PDDACK_L	B45	IDE_PDIOR_L
A46	GND	B46	IDE_R_PIORDY
A47	IDE_A<1>	B47	IRQ_R_PIDE
A48	IDE_A<0>	B48	IDE_A<2>
A49	IDE_PDCS0_L	B49	GND
A50	IDE_PRI_HD_ACT_L	B50	IDE_PDCS1_L

8.6.2   VGA Connector

The following table details the pin-out of the VGA connector.

Table 74. VGA Connector Pin-out (J8A1)

Pin	Signal Name
1	Red (analog color signal R)
2	Green (analog color signal G)
3	Blue (analog color signal B)
4	No connection
5	GND
6	GND
7	GND
8	GND
9	No connection
10	GND
11	No connection
12	DDCDAT
13	HSYNC (horizontal sync)
14	VSYNC (vertical sync)
15	DDCCLK

8.6.3   SCSI Connectors

The server board SE7500WV2 provides two SCSI connectors, one for the high density SCSI external (channel A) connector (located on the rear panel I/O), and the other for the internal wide SCSI connector (channel B). The two connectors have the same pin-out. The following table details the pin-out of the SCSI connectors.

Table 75. 68-pin VHDCI SCSI and Wide Connectors Pin-out (J7B1, J7A1)

Connector Contact Number	Signal Name	Signal Name	Connector Contact Number
1	+DB(12)	-DB(12)	35
2	+DB(13)	-DB(13)	36
3	+DB(14)	-DB(14)	37
4	+DB(15)	-DB(15)	38
5	+DB(P1)	-DB(P1)	39
6	+DB(0)	-DB(0)	40
7	+DB(1)	-DB(1)	41
8	+DB(2)	-DB(2)	42
9	+DB(3)	-DB(3)	43
10	+DB(4)	-DB(4)	44

Connector Contact Number	Signal Name	Signal Name	Connector Contact Number
11	+DB(5)	-DB(5)	45
12	+DB(6)	-DB(6)	46
13	+DB(7)	-DB(7)	47
14	+DB(P)	-DB(P)	48
15	GROUND	GROUND	49
16	GROUND	GROUND	50
17	RESERVED	RESERVED	51
18	RESERVED	RESERVED	52
19	RESERVED	RESERVED	53
20	GROUND	GROUND	54
21	+ATN	-ATN	55
22	GROUND	GROUND	56
23	+BSY	-BSY	57
24	+ACK	-ACK	58
25	+RST	-RST	59
26	+MSG	-MSG	60
27	+SEL	-SEL	61
28	+C/D	-C/D	62
29	+REQ	-REQ	63
30	+I/O	-I/O	64
31	+DB(8)	-DB(8)	65
32	+DB(9)	-DB(9)	66
33	+DB(10)	-DB(10)	67
34	+DB(11)	-DB(11)	68

8.6.4   NIC Connector

The server board SE7500WV2 supports one stacked dual NIC RJ45 connector. The following table details the pin-out of the connector.

Table 76. Stacked Dual RJ-45 Connector Pin-out (JA6A1)

Pin	Signal Name	Pin	Signal Name
1	GND	18	NICA_MDI2P
2	NICB_MDI3M	19	NICA_MDI3M
3	NICB_MDI2P	20	GND
4	2.5V	21	NICA_MDI0M
5	NICB_MDI1M	22	2.5V
6	NICB_MDI0P	23	NICA_MDI1P
7	2.5V	24	NICA_MDI2M
8	NICB_MDI3P	25	2.5V
9	2.5V	26	NICA_MDI3P
10	NICB_MDI2M	27	NICA_LINK_ACT_L

Pin	Signal Name	Pin	Signal Name
11	NICB_MDI1P	28	NICA_LINK_ACT
12	2.5V	29	NICA_SPEED_1
13	NICB_MDI0M	30	NICA_SPEED_2
14	2.5V	31	NICB_LINK_ACT_L
15	NICA_MDI0P	32	NICB_LINK_ACT
16	NICA_MDI1M	33	NICB_SPEED_1
17	2.5V	34	NICB_SPEED_2

8.6.5   ATA RAID Connectors

The ATA-100 SE7500WV2 board provides two 40-pin low-density ATA-100 connectors. The pin-out for both connectors is identical and is listed in the following table.

Table 77. ATA-100 RAID 40-pin Connectors Pin-out (J1D1, J1D2)

Pin	Signal Name	Pin	Signal Name
1	RESET_L	2	GND
3	DD7	4	IDE_DD8
5	DD6	6	IDE_DD9
7	DD5	8	IDE_DD10
9	DD4	10	IDE_DD11
11	DD3	12	IDE_DD12
13	DD2	14	IDE_DD13
15	DD1	16	IDE_DD14
17	DD0	18	IDE_DD15
19	GND	20	KEY
21	IDE_DMAREQ	22	GND
23	IDE_IOW_L	24	GND
25	IDE_IOR_L	26	GND
27	IDE_IORDY	28	GND
29	IDE_DMAACK_L	30	GND
31	IRQ_IDE	32	Test Point
33	IDE_A1	34	DIAG
35	IDE_A0	36	IDE_A2
37	IDE_DCS0_L	38	IDE_DCS1_L
39	IDE_HD_ACT_L	40	GND

Both the SCSI and ATA-100 versions of the server board SE7500WV2 provide ATA support. There are two separate interface connectors for ATA. The first is a low density 40-pin connector which supports ATA-100, and the second is embedded in the high density 100-pin floppy / front panel / IDE connector and supports ATA-100.

The following table provides the pin-out for the 40-pin legacy connector.

Table 78. ATA-100 Legacy 40-pin Connector Pinout (J1G2)

Pin	Signal Name	Pin	Signal Name
1	RESET_L	2	GND
3	DD7	4	IDE_DD8
5	DD6	6	IDE_DD9
7	DD5	8	IDE_DD10
9	DD4	10	IDE_DD11
11	DD3	12	IDE_DD12
13	DD2	14	IDE_DD13
15	DD1	16	IDE_DD14
17	DD0	18	IDE_DD15
19	GND	20	KEY
21	IDE_DMAREQ	22	GND
23	IDE_IOW_L	24	GND
25	IDE_IOR_L	26	GND
27	IDE_IORDY	28	GND
29	IDE_DMAACK_L	30	GND
31	IRQ_IDE	32	Test Point
33	IDE_A1	34	Test Point
35	IDE_A0	36	IDE_A2
37	IDE_DCS0_L	38	IDE_DCS1_L
39	IDE_HD_ACT_L	40	GND

8.6.6   USB Connector

The following table provides the pin-out for both external USB connectors.

Table 79. USB Connectors Pin-out (J4A1, J9A1)

Pin	Signal Name
1	Fused VCC (+5V /w over current monitor of both port 0 and 1)
2	DATAL0 (Differential data line paired with DATAH0)
3	DATAH0 (Differential data line paired with DATAL0)
4	GND

A header on the server board provides an option to support two additional USB connectors. The pin-out of the header is detailed in the following table.

Table 80. Optional USB Connection Header Pin-out (J1D3)

Pin	Signal Name	Description
1	VREG_FP_USBPWR0	Front Panel USB Power (Ports 0,1)
2	VREG_FP_USBPWR0	Front Panel USB Power (Ports 0,1)
3	USB_FP_P0-	Front Panel USB Port 0 Negative Signal
4	USB_FP_P1-	Front Panel USB Port 1 Negative Signal
5	USB_FP_P0+	Front Panel USB Port 0 Positive Signal
6	USB_FP_P1+	Front Panel USB Port 1 Positive Signal
7	Ground	
8	Ground	
9	Key	
10	USB_FP_OC0	Front Panel USB Overcurrent signal (Ports 0,1). This signal is not used

8.6.7   Floppy Connector

The server board SE7500WV2 provides two separate interfaces to the floppy drive controller. The first is a legacy 34-pin connector, and the second is embedded in the high-density 100-pin floppy / front panel / IDE connector.

Note: Using both connectors in a common system is not supported.

The following tables detail the pin-out of the 34-pin legacy floppy connector.

Table 81. Legacy 34-pin Floppy Connector Pin-out (J1G1)

Pin	Signal Name	Pin	Signal Name
1	GND	2	FD_DENSEL0
3	GND	4	Test Point
5	KEY	6	FD_DENSEL1
7	GND	8	FD_INDEX_L
9	GND	10	FD_MTR0_L
11	GND	12	FD_DS1_L
13	GND	14	FD_DS0_L
15	GND	16	FD_MTR1_L
17	Test Point	18	FD_DIR_L
19	GND	20	FD_STEP_L
21	GND	22	FD_WDATA_L
23	GND	24	FD_WGATE_L
25	GND	26	FD_TRK0_L
27	Test Point	28	VCC
29	GND	30	FD_RDATA_L
31	GND	32	FD_HDSEL_L
33	GND	34	FD_DSKCHG_L

8.6.8   Serial Port Connector

Two serial ports are provided on the server board.

- A low-profile RJ45 connector is located on the rear side of the baseboard to supply Serial port B. The rear serial port B is a fully functional serial port and will support any standard serial device as well as providing support for a serial concentrator. For those server applications that require a DB9 type serial connector, a 8-pin RJ45-to-DB9 adapter must be used. See section 3.3.2.2 for more details on serial B usage.

- Serial port A is provided through a 9-pin header on the server board.

The following tables detail the pin-outs of these two ports.

Table 82. Rear Low-Profile RJ-45 Serial B Port Pin-out (J5A1)

Pin	Signal Name	Description
1	RTS	Request To Send
2	DTR	Data Terminal Ready
3	TD	Transmit Data
4	SGND	Signal Ground
5	RI	Ring Indicate
6	RD	Receive Data
7	DCD or DSR	Carrier Detect or Data Set Ready [1]
8	CTS	Clear to send

Note:

1. This pin setting is dependant on a jumper block setting at location J5A2

Table 83. 9-pin Header Serial A Port Pin-out (J9A2)

Pin	Signal Name
1	DCD (carrier detect)
2	DSR (data set ready)
3	RD (receive data)
4	RTS (request to send)
5	TD (transmit data)
6	CTS (clear to send)
7	DTR (data terminal ready)
8	RI (ring indicate)
9	Ground
10	Missing pin

8.6.9 Keyboard and Mouse Connector

One PS/2 port is provided for use by either a keyboard or a mouse. For server applications that require both a PS/2 compatible keyboard and mouse, a PS/2 Y-cable can be used. The following table details the pin-out of the PS/2 connector.

Table 84. Keyboard and Mouse PS/2 Connector Pin-out (J6A1)

Pin	Signal Name
1	Keyboard Data
2	Mouse Data
Pin	**Signal Name**
3	GND
4	Fused VCC
5	Keyboard Clock
6	Mouse Clock

8.7 Miscellaneous Headers

8.7.1 Fan Headers

The server board SE7500WV2 provides two 3-pin fan headers. They are labeled "CPU1 Fan", and "CPU2 Fan" and do not have variable speed fan power, they use direct 12 volts. They will only support fan types that do not require controlled speed, such as those used on CPU fan heat sinks.

Table 85. Three-pin Fan Headers Pin-out (J4J2, J7J1)

Pin	Signal Name	Type	Description
1	Ground	Power	GROUND is the power supply ground
2	Fan Power	Power	Variable Speed Fan Power (except Aux or CPU fans, straight 12V)
3	Fan Tach	Out	FAN_TACH signal is connected to the BMC to monitor the FAN speed

The server board SE7500WV2 also provides a 2x6 fan header, which is used for a fan pack as used in the Intel SR1300 and SR2300 server chassis or can be used for reference chassis applications.

Table 86. Fan Pack Fan Header Pin-out (J3J2)

Pin	Signal Name	Type	Description
1	Ground	Power	Power Supply Ground
2	Ground	Power	Power Supply Ground
3	Ground	Power	Power Supply Ground
4	12V	Power	Variable Speed Fan Power
5	12V	Power	Variable Speed Fan Power
6	12V	Power	Variable Speed Fan Power
7	12V	Power	Variable Speed Fan Power
8	Fan Tach1	Out	FAN_TACH signal of FAN1
9	Fan Tach2	Out	FAN_TACH signal of FAN2
10	Fan Tach3	Out	FAN_TACH signal of FAN3
11	Fan Tach4	Out	FAN_TACH signal of FAN4

9.   Configuration Jumpers

This section describes configuration jumper options on the server board SE7500WV2.

9.1   System Recovery and Update Jumpers

The server board SE7500WV2 provides one 11-pin single inline header (J1D4), which provides a total of three 3-pin jumper blocks that are used to configure several system recovery and update options.


Figure 11. SE7500WV2 Configuration Jumpers (J1D4)

The following table describes each jumper option. Please note that pins 4 and 8 are removed.

Table 87. Configuration Jumper Options

Option	Description
CMOS Clear	If pins 1 and 2 are jumpered (default), preservation of configuration CMOS through system reset is controlled by the BMC. If pins 2 and 3 are jumpered, CMOS contents are set to manufacturing default during system reset.
Password Clear	If pins 5 and 6 are jumpered (default), the current system password is maintained during system reset. If pins 6 and 7 are jumpered, the password is cleared on reset.
Recovery Boot	If pins 9 and 10 are jumpered (default) the system will attempt to boot using the BIOS programmed in the Flash memory. If pins 10 and 11 are jumpered, the BIOS will attempt a recovery boot, loading BIOS code from a floppy disk into the Flash device. This is typically used when the BIOS code has been corrupted.

9.2   External RJ45 Serial Port Jumper Block

The jumper block J5A2, located directly behind the external low profile RJ45 serial port, is used to configure either a DSR or a DCD signal to the connector. See section 3.3.2.2 for additional information on serial port usage.

10. General Specifications

10.1 Absolute Maximum Ratings

Operating an SE7500WV2 baseboard at conditions beyond those shown in the following table may cause permanent damage to the system. The table is provided for stress testing purposes only. Exposure to absolute maximum rating conditions for extended periods may affect system reliability.

Table 88. Absolute Maximum Ratings

Operating Temperature	5 degrees C to 50 degrees C [1]
Storage Temperature	-55 degrees C to +150 degrees C
Voltage on any signal with respect to ground	-0.3 V to Vdd + 0.3V [2]
3.3 V Supply Voltage with Respect to ground	-0.3 V to 3.63 V
5 V Supply Voltage with Respect to ground	-0.3 V to 5.5 V

Notes:

1. Chassis design must provide proper airflow to avoid exceeding processor maximum case temperature.
2. VDD means supply voltage for the device

10.2 Power Information

10.2.1 SE7500WV2 Power Budget

The following table shows the power consumed on each supply line for the server board SE7500WV2 that is configured with two processors (Flexible Motherboard Specification @ 75% usage). This configuration includes six DIMMs stacked burst, 70% max. The numbers provided in the table should be used for reference purposes only. Different hardware configurations will produce different numbers. The numbers in the table reflect a common usage model operating at a higher than average stress levels.

Table 89. SE7500WV2/SR2300/SR1300 Power Budget

SR2300 Chassis Device(s)	3.3V	5.V	12.V	-12.V	5.VSB	3.3VSB	
Processors			13.A				
Memory DIMMs			5.9A				
Server Board	6.6A	2.6A	.5A	.A	1.5A		
Fans			4.9A				
Keyboard/Mouse		.4A					
PCI Slots (standby on full height slots only)	6.4A	8.4A	.5A	.5A		.4A	
Peripherals		6.2A	7.5A			.1A	
Total Current	**13.A**	**17.6A**	**32.3A**	**.5A**	**1.5A**	**.5A**	**Total Power**
Total Power	**42.9W**	**88.W**	**387.6W**	**-6.W**	**7.5W**	**1.7W**	**500.5W**

SR1300 Chassis Device(s)	3.3V	5.V	12.V	-12.V	5.VSB	3.3VSB	
Processors			13.A				
Memory DIMMs			5.9A				
Server Board	6.6A	2.6A	.5A	.A	1.4A		
Fans			1.8A				
Keyboard/Mouse		.4A					
PCI Slots (standby on full height slots only)	2.1A	2.8A	.5A	.5A		.1A	
Peripherals			2.6A	3.5A		.1A	
Total Current	**8.7A**	**8.4A**	**25.2A**	**.5A**	**1.4A**	**.2A**	**Total Power**
Total Power	**28.7W**	**42.W**	**302.4W**	**-6.W**	**7.W**	**.5W**	**367.7W**

10.3 Power Supply Specifications

This section provides power supply design guidelines for an SE7500WV2-based system, including voltage and current specifications, and power supply on/off sequencing characteristics.

Table 90. SE7500WV2 Static Power Supply Voltage Specification

Parameter	Min	Nom	Max	Units	Tolerance
+3.3 V	+3.25	+3.30	+3.35	V_{rms}	+1.5/-1.5%
+5 V	+4.90	+5.00	+5.10	V_{rms}	+2/-2%
+12 V	+11.76	+12.00	+12.24	V_{rms}	+2/-2%
-12 V	-11.40	-12.20	-13.08	V_{rms}	+9/-5%
+5 VSB	+4.85	+5.00	+5.20	V_{rms}	+4/-3%

Table 91. SE7500WV2 Dynamic Power Supply Voltage Specification

Output	Min	Max	Tolerance
+3.3 V	3.20 V	3.46 V	+5 / -3 %
+5 V	4.80 V	5.25 V	+5 / -4 %
+12 V	11.52 V	12.6 V	+5 / -4 %
+5 V SB	4.80 V	5.25 V	+5/ -4%

10.3.1   Power Timing

This section discusses the timing requirements for operation with a single power supply. The output voltages must rise from 10% to within regulation limits (T_{vout_rise}) within 5 ms to 70 ms. The +3.3 V, +5 V and +12 V output voltages start to rise approximately at the same time. All outputs must rise monotonically. The +5 V output must be greater than the +3.3 V output during any point of the voltage rise, however, never by more than 2.25 V. Each output voltage shall reach regulation within 50 ms (T_{vout_on}) of each other and begin to turn off within 400 ms (T_{vout_off}) of each other. The following figure shows the output voltage timing parameters.


Figure 12. Output Voltage Timing

The following tables show the timing requirements for a single power supply being turned on and off via the AC input, with PSON held low and the PSON signal, with the AC input applied. The ACOK# signal is not being used to enable the turn on timing of the power supply.

Table 92. Voltage Timing Parameters

Item	Description	Min	Max	Units
T_{vout_rise}	Output voltage rise time from each main output.	5	70	msec
T_{vout_on}	All main outputs must be within regulation of each other within this time.		50	msec
T_{vout_off}	All main outputs must leave regulation within this time.		400	msec

Table 93. Turn On / Off Timing

| Item	Description	Min	Max	Units
$T_{sb\_on\_delay}$	Delay from AC being applied to 5VSB being within regulation.		1500	msec
$T_{ac\_on\_delay}$	Delay from AC being applied to all output voltages being within regulation.		2500	msec
T_{vout_holdup}	Time all output voltages stay within regulation after loss of AC.	21		msec
T_{pwok_holdup}	Delay from loss of AC to de-assertion of PWOK	20		msec
$T_{pson\_on\_delay}$	Delay from PSON# active to output voltages within regulation limits.	5	400	msec
T_{pson_pwok}	Delay from PSON# deactive to PWOK being de-asserted.		50	msec
T_{pwok_on}	Delay from output voltages within regulation limits to PWOK asserted at turn on.	100	1000	msec
T_{pwok_off}	Delay from PWOK de-asserted to output voltages (3.3V, 5V, 12V, -12V) dropping out of regulation limits.	2		msec
T_{pwok_low}	Duration of PWOK being in the de-asserted state during an off/on cycle using AC or the PSON signal.	100		msec
T_{sb_vout}	Delay from 5 V SB being in regulation to O/Ps being in regulation at AC turn on.	50	1000	msec

Figure 13. Turn on / off Timing

10.3.2   Voltage Recovery Timing Specifications

The power supply must conform to the following specifications for voltage recovery timing under load changes:

- Voltage shall remain within +/- 5% of the nominal set voltage on the +5 V, +12 V, 3.3 V, -5 V and -12 V output, during instantaneous changes in load shown in the following table.

- Voltage regulation limits shall be maintained over the entire AC input range and any steady state temperature and operating conditions specified.

- Voltages shall be stable as determined by bode plot and transient response. The combined error of peak overshoot, set point, regulation, and undershoot voltage shall be less than or equal to +/-5% of the output voltage setting. The transient response measurements shall be made with a load changing repetition rate of 50 Hz to 5 kHz. The load slew rate shall not be greater than 0.2 A/µs.

11. Regulatory and Integration Information

11.1 Product Regulatory Compliance

11.1.1 Product Safety Compliance

The server board *SE7500WV2* complies with the following safety requirements:

- UL 1950 - CSA 950 (US/Canada)
- EN 60 950 (European Union)
- IEC60 950 (International)
- CE – Low Voltage Directive (73/23/EEC) (European Union)
- EMKO-TSE (74-SEC) 207/94 (Nordics)
- GOST R 50377-92 (Russia)

11.1.2 Product EMC Compliance

The SE7500WV2 system has been has been tested and verified to comply with the following electromagnetic compatibility (EMC) regulations when installed in a compatible Intel host system. For information on compatible host system(s), contact your local Intel representative.

- FCC (Class A Verification) – Radiated & Conducted Emissions (USA)
- ICES-003 (Class A) – Radiated & Conducted Emissions (Canada)
- CISPR 22 (Class A) – Radiated & Conducted Emissions (International)
- EN55022 (Class A) – Radiated & Conducted Emissions (European Union)
- EN55024 (Immunity) (European Union)
- CE – EMC Directive (89/336/EEC) (European Union)
- AS/NZS 3548 (Class A) – Radiated & Conducted Emissions (Australia / New Zealand)
- RRL (Class A) Radiated & Conducted Emissions (Korea)
- BSMI (Class A) Radiated & Conducted Emissions (Taiwan)

11.1.3 Product Regulatory Compliance Markings

This product is provided with the following Product Certification Markings.

- cURus Recognition Mark
- CE Mark
- Russian GOST Mark
- Australian C-Tick Mark
- Taiwan BSMI Certification Number 3902I904 and BSMI EMC Warning

11.2 Electromagnetic Compatibility Notices

11.2.1   Europe (CE Declaration of Conformity)

This product has been tested in accordance too, and complies with the Low Voltage Directive (73/23/EEC) and EMC Directive (89/336/EEC). The product has been marked with the CE Mark to illustrate its compliance.

11.2.2   Australian Communications Authority (ACA) (C-Tick Declaration of Conformity)

This product has been tested to AS/NZS 3548, and complies with ACA emission requirements. The product has been marked with the C-Tick Mark to illustrate its compliance.

11.2.3   Ministry of Economic Development (New Zealand) Declaration of Conformity

This product has been tested to AS/NZS 3548, and complies with New Zealand's Ministry of Economic Development emission requirements.

11.2.4   BSMI (Taiwan)

The BSMI Certification number 3902I904 is silk screened on the component side of the server board; and the following BSMI EMC warning is located on solder side of the server board.

```
          警告使用者：

這是甲類的資訊產品，在居住的環境中使用時，
可能會造成射頻干擾，在這種情況下，使用者會
被要求採取某些適當的對策。
```

11.3 Replacing the Back up Battery

The lithium battery on the server board powers the real time clock (RTC) in the absence of power. When the battery starts to weaken, it loses voltage, and the server settings stored in CMOS RAM in the RTC (for example, the date and time) may be wrong. Contact your customer service representative or dealer for a list of approved devices.

⚠ WARNING

Danger of explosion if battery is incorrectly replaced. Replace only with the same or equivalent type recommended by the equipment manufacturer. Discard used batteries according to manufacturer's instructions.

⚠ ADVARSEL!

Lithiumbatteri - Eksplosionsfare ved fejlagtig håndtering. Udskiftning må kun ske med batteri af samme fabrikat og type. Levér det brugte batteri tilbage til leverandøren.

⚠ ADVARSEL

Lithiumbatteri - Eksplosjonsfare. Ved utskifting benyttes kun batteri som anbefalt av apparatfabrikanten. Brukt batteri returneres apparatleverandøren.

⚠ VARNING

Explosionsfara vid felaktigt batteribyte. Använd samma batterityp eller en ekvivalent typ som rekommenderas av apparattillverkaren. Kassera använt batteri enligt fabrikantens instruktion.

⚠ VAROITUS

Paristo voi räjähtää, jos se on virheellisesti asennettu. Vaihda paristo ainoastaan laitevalmistajan suosittelemaan tyyppiin. Hävitä käytetty paristo valmistajan ohjeiden mukaisesti.

12. Mechanical Specifications

The following figure shows the server board mechanical drawing.

Figure 14. Server Board SE7500WV2 Mechanical Drawing

12.1 PCI Riser Cards

The server board SE7500WV2 supports two peer 64-bit, PCI buses. Each provides a PCI riser slot that is capable of supporting either a 1-slot PCI riser card or a 3-slot PCI riser card. This will allow the 3.3V PCI and universal expansion cards to be physically parallel with the server board.

12.1.1   1-Slot 3.3V PCI Riser Card

The 1-slot PCI riser card provides support for one 64-bit, 100 MHz, 3.3 V PCI card. The 1-slot riser card is used in either of the two available PCI riser slots on the server board.

Figure 15. 1-Slot PCI Riser Mechanical Drawing

12.1.2   3-Slot 3.3V PCI Riser Card

The 3-slot PCI riser card provides support for three 64-bit, 100 MHz, 3.3 V PCI cards. The 3-slot riser card is used in either of the two available PCI riser slots on the server board.

Figure 16. 3-Slot PCI Riser Mechanical Drawing

This page intentionally left blank

Errata

1.   Intel RAID cards hang SE7500WV2 based systems during POST

Problem   During system boot with an SE7500WV2 based system with an Intel RAID card installed (SRCMR, SRCU32, or SRCU31L), the system will hang and give a POST code "CC". The SE7500WV2 BIOS expects the system to be in "Big Real Mode" after executing the Option ROMS that are installed, so that it can use a 32-bit pointer. If the system is not in "Big Real Mode" when the BIOS uses a 32-bit pointer, it will cause a "General Protection Fault" and the system will hang. These cards can not detect the mode that the system was in before they put it in "Big Real Mode". So after their Option ROMs are expanded, they put the system in "Real Mode".

Implication   Intel RAID cards can not be used with SE7500WV2 based systems.

Workaround   None.

Status   Fixed. This issue is fixed in the SE7500WV2 BIOS Production 2 and later, which are currently available on the Intel website. The SE7500WV2 BIOS now puts the system in "Big Real Mode" after the Option ROMs are expanded.

2.   Single drives must be configured as Master on the Promise* ATA RAID channels

Problem   With the SE7500WV2 ATA Baseboard/SR1300 ATA Chassis configuration, if a single IDE ATA drive is installed on the Promise ATA RAID channel, it must be set for Master for proper functionality. The current Promise Option ROM allows the user to configure drives in an array when they are the only drive on the channel and are set for Slave, this gives the appearance that the drive is working fine. The Promise Operting System driver however will not talk to a disk set as Slave, when a Master is not present on that channel.

Implication   With the SE7500WV2 ATA Baseboard/SR1300 ATA Chassis configuration, if a single IDE ATA drive is installed on the Promise ATA RAID channel, it must be set for Master for proper functionality.

Workaround   If a single disk drive is configured on the Promise ATA RAID channel, always set the disk drive for Master. This will allow the Promise Operating System driver to talk to the disk drive.

Status   No Fix.

3.   Disabling the onboard NICs will produce a POST Error message "PXE-E01"

Problem   Disabling the two onboard 10/100/1000 NICs in BIOS Setup will produce a "PXE-E01: PCI vendor and device ID's do not match" POST error message. This error is seen immediately after the onboard ATI Rage Video Controller POST's status to the screen. The system will still be functional.

Implication   Disabling the two onboard 10/100/1000 NICs in BIOS Setup will produce a "PXE-E01: PCI vendor and device ID's do not match" POST error message, but the system will still be functional.

Workaround   None.

Status   No Fix.

4.   When more than 7 drives are added to the onboard SCSI Channel A, SCSI Channel B drives no longer show up in system BIOS as available

Problem   When more than 7 SCSI drives are added to the onboard SCSI Channel A (external SCSI connector), the onboard SCSI Channel B (internal SCSI connector) drives will not show up in the system BIOS as available. The user will no longer be able to boot from the Drive 0 on SCSI Channel B. This is expected behavior as Adaptec* only uses 3 bits for boot drive addresses, so the SCSI Option ROM is limited to a total of 8 drives.

Implication   When more than 7 SCSI drives are added to the onboard SCSI Channel A (external SCSI connector), the user must modify the Adaptec Option ROM Setup to boot from the Drive 0 on SCSI Channel B.

Workaround   Any of the attached SCSI drives on either Channel A or B can be booted from. The user must modify the Adaptec Option ROM Setup. The default SCSI Channel to boot from can be modified in the "Boot Device Options" menu in the Adaptec Option ROM Setup. In addition, the specific drive to boot from can be specified in the "Boot ID" menu in the Adaptec Option ROM Setup. Each individual drive can also be disabled from being capable of booting in the "SCSI Device Configuration" menu in the Adaptec Option ROM Setup.

Status   No Fix.

5.   Boot Order is reset when the SCSI boot drive is removed

Problem   When the Boot Order in BIOS Setup is set to boot from the onboard SCSI first, the drive will boot fine. If the SCSI boot drive is removed, the BIOS Boot Order will reset, rather than booting to the next boot device in the boot order. This is expected behavior with the BIOS.

Implication   If the SCSI boot drive is removed, the BIOS Boot Order will need to be reset in the BIOS Setup.

Workaround   None.

Status   No Fix.

6.   RedHat* Linux* 7.3 will not boot with a USB device connected to the SE7500WV2, the system locks and the screen displays "L"

Problem   RedHat Linux 7.3 will fail to boot using LILO version 21.4-4 with a USB device connected to the SE7500WV2, the system locks and the screen displays "L". With a USB device connected, LILO version 21.4-4 is setting up it's stack area in the Extended BIOS Data Area (EBDA). This is the same area that the onboard Adaptec* Option ROM uses for it's data area. When LILO version 21.4-4 makes an INT 13h call, the two conflict and the system locks up.

Implication   RedHat Linux 7.3 will not boot on an SE7500WV2 based system using LILO version 21.4-4 with a USB device connected.

Workaround   Boot RedHat Linux 7.3 on SE7500WV2 based systems without USB devices connected, or use GRUB rather than LILO, or use a boot recovery diskette for the first system reboot and upgrade to LILO version 21.4-5 or greater.

Status   Fixed. This issue has been fixed in LILO versions 21.4-5 and greater.

7.   SE7500WV2 based systems will hang and not complete a Rebuild using the onboard Promise* controller with an ATA RAID 1 (Mirror)

Problem   SE7500WV2 based systems will hang and not complete a Rebuild using the onboard Promise controller with an ATA RAID 1 (Mirror). If a RAID 1 Mirror is created using the onboard Promise controller with two ATA hard drives, and one of the hard drives fail, the Promise (CRTL-F) Rebuild process will not complete. The Rebuild progress window will come up showing the "%" symbol, but the Rebuild will not progress and the system will lock-up.

Implication   SE7500WV2 based systems can not Rebuild a failed drive in an ATA RAID 1 (Mirror) configuration with the onboard Promise controller.

Workaround   If the onboard 10/100/1000 NIC's are disabled on the SE7500WV2 baseboard
              through BIOS Setup, the ATA RAID 1 (Mirror) Rebuild process will complete
              successfully.

Status   Fixed. This issue is fixed in the SE7500WV2 BIOS Production 5 (Release
              4.00), which is posted on the Intel website.

8.   Some PCI-X Bus Mastering U320 SCSI Adapters may cause bus contention on SE7500WV2 based systems when installed in the PCI-X Bus B

Problem   Some PCI-X Bus Mastering U320 SCSI Adapters may cause bus contention on
              SE7500WV2 based systems when installed in the PCI-X Bus B. If the affected
              PCI-X SCSI Adapter requests and is granted the bus but then removes the
              request without running a cycle, it is possible for the PCI-X arbiter to issue
              back-to-back grants to other cards without the required 1 clock delay for turn
              around time, resulting in bus contention. See the Intel® P64H2 Specification
              Update for more details on this issue.

Implication   An SE7500WV2 based system with a PCI-X Bus Mastering U320 SCSI
              Adapter installed in PCI-X Bus B that exhibits the behavior described, may
              encounter system hangs or blue screens. Data integrity is protected by PCI
              parity protocol. The SE7500WV2 PCI-X Bus C is not affected by this issue, as
              it is already operating in PCI 66 mode due to the Adaptec* 7899W* SCSI part
              that is on the bus.

Workaround   A BIOS workaround was implemented in the SE7500WV2 BIOS to detect the
              PCI-X device(s) that would exhibit this behavior on PCI Bus B. Once detected,
              the BIOS will initialize the bus segment to operate in PCI 66 mode. Refer to
              the Intel® P64H2 BIOS Specification Update Rev. 1.3 for more details of the
              BIOS workaround.

Status   Fixed. This issue is fixed in the SE7500WV2 BIOS Production 5 (Release
              4.00), which is posted on the Intel website.

Glossary

This appendix contains important terms used in the preceding chapters. For ease of use, numeric entries are listed first with alpha entries following. Acronyms are then entered in their respective place, with non-acronyms following.

Term	Definition
ACPI	Advanced Configuration and Power Interface
ASIC	application specific integrated circuit
BIOS	Basic input/output system
BIST	Built-in self test
BMC	Server Platform Management Controller
Bridge	Circuitry connecting one computer bus to another, allowing an agent on one to access the other.
BSP	Bootstrap processor
Byte	8-bit quantity.
CMOS	In terms of this specification, this describes the PC-AT compatible region of battery-backed 128 bytes of memory, which normally resides on the server board.
EMP	Emergency management port.
EPS	External Product Specification
FRB	Fault resilient booting
FRU	Field replaceable unit
GB	1024 MB.
GPIO	General purpose I/O
HI	Hub Interface
Hz	Hertz (1 cycle/second)
I^2C	Inter-integrated circuit bus
IA	Intel® architecture
ICH3-S	I/O Controller Hub 3 - Server
ICMB	Intelligent Chassis Management Bus
IERR	Internal error
IP	Internet Protocol
IPMB	Intelligent Platform Management Bus
IPMI	Intelligent Platform Management Interface
ISC	Intel Server Control
ISM	Intel Server Management
ITP	In-target probe
KB	1024 bytes.
LAN	Local area network
LCD	Liquid crystal display
LPC	Low pin count
MB	1024 KB
MCH	Memory Controller Hub
MROMB	Modular RAID on base board
Ms	milliseconds
MT	Mega transfers or million transactions

Term	Definition
Mux	multiplexor
NIC	Network Interface Card
NMI	Non-maskable Interrupt
OEM	Original equipment manufacturer
Ohm	Unit of electrical resistance
P32-A	32-bit PCI Segment
P64-B	Full Length 64/133 MHz PCI Segment
P64-C	low-profile 64/133 MHz PCI Segment
P64H2	PCI 64bit Hub 2.0
PBGA	Pin Ball Grid Array
POST	Power-on Self Test
RAM	Random Access Memory
RISC	Reduced instruction set computing
ROM	Read Only Memory
DDR	Synchronous Dynamic RAM
SDR	Sensor Data Record
SEL	System event log
SM	Server Management
SMI	Server management interrupt. SMI is the highest priority nonmaskable interrupt.
TBD	To Be Determined
UART	Universal asynchronous receiver and transmitter
USB	Universal Serial Bus
Word	16-bit quantity