

Intel® Celeron® M Processor

Specification Update

November 2006



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® Celeron® M processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

† Hyper-Threading Technology requires a computer system with an Intel® Pentium® 4 processor supporting Hyper-Threading Technology and a Hyper-Threading Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. See <http://www.intel.com/info/hyperthreading/> for more information including details on which processors support Hyper-Threading Technology.

Δ Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel, Pentium, Celeron, MMX, Intel Xeon, Intel SpeedStep, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2004 – 2006, Intel Corporation. All rights reserved.



Contents

Revision History	4
Preface	7
Summary Tables of Changes	9
Identification Information	18
Errata	23
Specification Changes	54
Specification Clarifications	55
Documentation Changes	56

§



Revision History

Revision Number	Description	Date
-001	Initial Release	January 2004
-002	Revisions include: <ul style="list-style-type: none">• Added errata WW22- W23• Added Specification Clarification W1• Updated Processor Identification table	April 2004
-003	Revisions include: <ul style="list-style-type: none">• Added errata WW24- W25	May 2004
-004	Revisions include: <ul style="list-style-type: none">• Updated Processor Identification table	June 2004
-005	Revisions include: <ul style="list-style-type: none">• Change to Title to reflect processors (adding Celeron M processor ULV on 90 nm processor)• Processor Identification table to include Celeron processor ULV on 90 nm process• Added errata W26 and W27	July 2004
-006	Revisions include: <ul style="list-style-type: none">• Updated General information (see Figure 3) for Celeron processor 350 and 360• Processor Identification table to include Celeron processor 350 and 360	August 2004
-007	Revisions include: <ul style="list-style-type: none">• Added errata W28 through W33	November 2004
-008	Revisions include: <ul style="list-style-type: none">• Added errata W34 and W35	December 2004
-009	<ul style="list-style-type: none">• Updated Processor Identification Table: Added C-0 S-Specs• Updated Summary Tables of Changes• Added Erratum W36 – W38	February 2005
-010	<ul style="list-style-type: none">• Updated Processor Identification Table	March 2005

Revision History



Revision Number	Description	Date
-011	<ul style="list-style-type: none"> • Updated Summary Tables of Changes • Updated Processor Identification Table: <ul style="list-style-type: none"> ○ Added Celeron M processor ULV 383 ○ Updated Celeron M processor 360J & 350J • Added Errata W39 • Added Specification Clarification W1 • Added Specification Clarification W2 	May 2005
-012	<ul style="list-style-type: none"> • Updated Summary Tables of Changes • Removed Erratum W28 – W30 (which were duplicates of W3 – W5) • Added Erratum W40 – W42 	June 2005
-013	<ul style="list-style-type: none"> • Updated Processor Identification Table: <ul style="list-style-type: none"> ○ Added Celeron M processor 380 	July 2005
-014	<ul style="list-style-type: none"> • Updated Affected and Related Documents Tables • Updated Processor Identification Table 1 	July 2005
-015	<ul style="list-style-type: none"> • Updated Processor Identification Table 1 	October 2005
-016	<ul style="list-style-type: none"> • Added Erratum W43 	November 2005
-017	<ul style="list-style-type: none"> • Added Errata W44 and W45 	December 2005
-018	<ul style="list-style-type: none"> • Added Errata W46 – W51 • Removed Specification Clarification W1; refer to Section 18.8 of the <i>IA-32 Intel® Architecture Software Developer's Manual, Volume 3B</i> for detailed Time Stamp Counter information • Updated Processor Identification Table 1 	January 2006
-019	<ul style="list-style-type: none"> • Added Errata W52 – W66 • Updated Errata W18, W34 • Added General information on Intel Celeron M Processor on 65nm process • Updated Summary of Changes Table to include CPU Signature = 06E8h (Intel Celeron M Processor on 65 nm process) • Updated Processor Identification Table 1 • Updated Affected Documents Table 	April 2006
-020	<ul style="list-style-type: none"> • Updated Errata information as indicated in the Summary Tables of Changes • Updated Processor Identification Table 1 • Added Figure 4 	May 2006



Revision Number	Description	Date
-021	<ul style="list-style-type: none">• Added Errata W83-W87• Updated Errata W3, W6, W23, W40, W52• Removed Errata W21, W55, W70, W71, W72, W77 and W81• Updated Processor Identification (Table 1)• Updated Description for Code "A" and added codes" AA - AE" in Summary Tables of Changes	September 2006
-022	<ul style="list-style-type: none">• Added Errata W88-90• Updated Errata W18, W56, W57, W73 and W80• Removed erratum W76• Updated Related Documents Table	September 2006
-023	<ul style="list-style-type: none">• Updated Erratum W4	October 2006
-024	<ul style="list-style-type: none">• Added Erratum W91	November 2006

§



Preface

This document is an update to the specifications contained in the documents listed in the following Affected Documents table. It is a compilation of device and document errata and specification clarifications and changes, and is intended for hardware system manufacturers and for software developers of applications, operating system, and tools.

Information types defined in the Nomenclature section of this document are consolidated into this update document and are no longer published in other documents. This document may also contain information that has not been previously published.

Affected Documents

Document Title	Document Number
<i>Intel® Celeron® M Processor Datasheet</i>	300302-003
<i>Intel® Celeron® M Processor on 65 nm Process Datasheet</i>	312726-003
<i>Intel® Celeron® M Processor on 90 nm Process Datasheet</i>	303110-007

Related Documents

Document Title	Document Number
<i>Intel® 64 and IA-32 Architecture Software Developer's Manual, Volume 1</i>	253665
<i>Intel® 64 and IA-32 Architecture Software Developer's Manual, Volume 2A</i>	253666
<i>Intel® 64 and IA-32 Architecture Software Developer's Manual, Volume 2B</i>	253667
<i>Intel® 64 and IA-32 Architecture Software Developer's Manual, Volume 3A</i>	253668
<i>Intel® 64 and IA-32 Architecture Software Developer's Manual, Volume 3B</i>	253669



Nomenclature

S-Spec Number is a five-digit code used to identify products. Products are differentiated by their unique characteristics, e.g., core speed, L2 cache size, package type, etc. as described in the processor identification information table. Care should be taken to read all notes associated with each S-Spec number.

Errata are design defects or errors. Errata may cause the Intel® Celeron® M processor's behavior to deviate from published specifications. Hardware and software, designed to be used with any given processor, must assume that all errata documented for that processor are present on all devices unless otherwise noted.

Documentation Changes include typos, errors, or omissions from the current published specifications. These changes will be incorporated in the next release of the specifications.

Specification Clarifications describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in the next release of the specifications.

Specification Changes are modifications to the current published specifications for the Celeron M processor. These changes will be incorporated in the next release of the specifications.



Summary Tables of Changes

The following table indicates the errata, documentation changes, specification clarifications, or specification changes that apply to the Celeron M processor. Intel intends to fix some of the errata in a future stepping of the component and to account for the other outstanding issues through documentation or specification changes as noted. This table uses the following notations:

Codes Used in Summary Table

Stepping

X:	Erratum, Specification Change or Clarification that applies to this stepping.
(No mark) or (Blank Box):	This erratum is fixed in listed stepping or specification change does not apply to listed stepping.

Status

Doc:	Document change or update that will be implemented.
PlanFix:	This erratum may be fixed in a future of the product.
Fixed:	This erratum has been previously fixed.
NoFix:	There are no plans to fix this erratum.

Row

Shaded:	This item is either new or modified from the previous version of the document.
---------	--

Each specification update item is prefixed with a capital letter to distinguish the product. The key below details the letters that are used in Intel's microprocessor specification updates:

- A = Dual-Core Intel® Xeon® processor 7000^A sequence
- B = Mobile Intel® Pentium® II processor
- C = Intel® Celeron® processor
- D = Intel® Pentium® II Xeon® processor
- E = Intel® Pentium® III processor
- G = Intel® Pentium® III Xeon® processor
- F = Intel® Pentium® processor Extreme Edition and Intel® Pentium® D processor



- H = Mobile Intel® Celeron® processor at 466 MHz, 433 MHz, 400 MHz, 366 MHz, 333 MHz, 300 MHz, and 266 MHz
- J = 64-bit Intel® Xeon® processor MP with 1-MB L2 cache
- K = Mobile Intel® Pentium® III Processor – M
- L = Intel® Celeron® D processor
- M = Mobile Intel® Celeron® processor
- N = Intel® Pentium® 4 processor
- O = Intel® Xeon® processor MP
- P = Intel® Xeon® processor
- Q = Mobile Intel® Pentium® 4 processor supporting Hyper-Threading Technology† on 90-nm technology process
- R = Intel® Pentium® 4 processor on 90 nm process
- S = 64-bit Intel® Xeon® processor with 800 MHz system bus (1-MB and 2- MB L2 cache versions)
- T = Mobile Intel® Pentium® 4 processor – M
- U = 64-bit Intel® Xeon® processor MP with up to 8-MB L3 cache
- V = Mobile Intel® Celeron® processor on .13 Micron process in micro-FCPGA package
- W = Intel® Celeron® M processor
- X = Intel® Pentium® M processor on 90 nm process with 2-MB L2 cache
- Y = Intel® Pentium® M processor
- Z = Mobile Intel® Pentium® 4 processor with 533 MHz system bus
- AA = Intel® Pentium® processor Extreme Edition and Intel® Pentium® D processor on 65 nm process
- AB = Intel® Pentium® 4 processor on 65 nm process
- AC = Intel® Celeron® processor in 478-Pin package
- AE = Intel® Core™ Duo processor and Intel® Core™ Solo processor on 65 nm process

Note: The specification updates for the Pentium® processor, Pentium® Pro processor, and other Intel products do not use this convention.

NO.	Steppings					Plans	ERRATA
	B-1 CPU Signature = 06D6h	C-0 CPU Signature = 06D8h	B-1 CPU Signature = 0695h	C-0 CPU Signature = 06E8h	D-0 CPU Signature = 06ECh		
W1			X			NoFix	Performance Monitoring Event That Counts the Number of Instructions Decoded (D0h) Is Not Accurate
W2			X			NoFix	RDTSC Instruction May Report the Wrong Time Stamp Counter Value
W3	X	X	X	X	X	NoFix	Code Segment Limit Violation May Occur on 4-Gbyte Limit Check
W4	X	X	X	X	X	NoFix	FST Instruction with Numeric and Null Segment Exceptions May Take Numeric Exception with Incorrect FPU Operand Pointer



NO.	Steppings					Plans	ERRATA
	B-1 CPU Signature = 06D6h	C-0 CPU Signature = 06D8h	B-1 CPU Signature = 0695h	C-0 CPU Signature = 06E8h	D-0 CPU Signature = 06ECh		
W5	X	X	X			NoFix	Code Segment (CS) Is Wrong on SMM Handler When SMBASE Is Not Aligned
W6	X	X	X	X	X	NoFix	A Locked Data Access That Spans across Two Pages May Cause the System to Hang
W7			X			NoFix	Processor Can Enter a Livelock Condition under Certain Conditions When FP Exception Is Pending
W8			X			NoFix	Write Cycle of Write Combining Memory Type Does Not Self Snoop
W9			X			NoFix	Performance Monitoring Event That Counts Floating Point Computational Exceptions (11h) Is Not Accurate.
W10			X			NoFix	Inconsistent Reporting of Data Breakpoints on FP (MMX™ Technology) Loads
W11	X	X	X	X	X	NoFix	Code Breakpoint May Be Taken after POP SS instruction If It Is followed by an Instruction That Faults
W12			X			NoFix	SysEnter and SysExit instructions May Write Incorrect Requestor Privilege Level (RPL) in the FP Code Segment Selector (FCS)
W13	X	X	X	X	X	NoFix	Memory Aliasing with Inconsistent A and D Bits May Cause Processor Deadlock
W14	X	X	X			NoFix	RDMSR or WRMSR to Invalid MSR Address May Not Cause GP Fault
W15			X			NoFix	FP Tag Word Corruption
W16	X	X	X			NoFix	Unable to Disable Reads/Writes to Performance Monitoring Related MSRs
W17	X	X	X			NoFix	Move to Control Register Instruction May Generate a Breakpoint Report
W18	X	X	X	X	X	NoFix	REP MOVSt/STOS Executing with Fast Strings Enabled and Crossing Page Boundaries with Inconsistent Memory Types May Use an Incorrect Data Size or Lead to Memory-Ordering Violations
W19			X			NoFix	The FXSAVE, STOS, or MOVSt Instruction May Cause a Store Ordering Violation When Data Crosses a Page with a UC Memory Type



NO.	Steppings					Plans	ERRATA
	B-1 CPU Signature = 06D6h	C-0 CPU Signature = 06D8h	B-1 CPU Signature = 0695h	C-0 CPU Signature = 06E8h	D-0 CPU Signature = 06ECh		
W20			X			NoFix	Machine Check Exception May Occur Due to Improper Line Eviction in the IFU
W21							Removed Erratum
W22			X			NoFix	Performance Event Counter Returns Incorrect Value on L2_LINES_IN Event
W23	X	X	X	X	X	NoFix	VM Bit Is Cleared on Second Fault Handled by Task Switch from Virtual-8086 (VM86)
W24	X	X	X			NoFix	Code Fetch Matching Disabled Debug Register May Cause Debug Exception
W25	X	X	X			NoFix	Upper Four PAT Entries Not Usable with Mode B or Mode C Paging
W26	X	X	X	X	X	NoFix	SSE/SSE2 Streaming Store Resulting in a Self-Modifying Code (SMC) Event May Cause Unexpected Behavior
W27	X	X				NoFix	Error in Instruction Fetch Unit (IFU) Can Result in an Erroneous Machine Check-Exception (#MC)
W28							Removed, see Erratum W3
W29							Removed, see Erratum W4
W30							Removed, see Erratum W5
W31	X	X	X	X	X	NoFix	Page with PAT (Page Attribute Table) Set to USWC (Uncacheable Speculative Write Combine) While Associated MTRR (Memory Type Range Register) is UC (Uncacheable) May Consolidate to UC
W32	X	X	X	X	X	NoFix	Under Certain Conditions LTR (Load Task Register) Instruction May Result in System Hang
W33	X	X	X			NoFix	Loading from Memory Type USWC (Uncacheable Speculative Write Combine) May Get Its Data Internally Forwarded from a Previous Pending Store
W34	X	X	X	X	X	NoFix	FPU Operand Pointer May Not Be Cleared following FINIT/FNINIT
W35	X	X	X			NoFix	FSTP (Floating Point Store) Instruction Under Certain Conditions May Result in Erroneously Setting a Valid Bit on an FP (Floating Point) Stack Register



NO.	Steppings					Plans	ERRATA
	B-1 CPU Signature = 06D6h	C-0 CPU Signature = 06D8h	B-1 CPU Signature = 0695h	C-0 CPU Signature = 06E8h	D-0 CPU Signature = 06ECh		
W36		X				NoFix	An Execute Disable Bit Violation May Occur on a Data Page-Fault
W37		X				NoFix	CPUID Leaf 0x80000006 May Provide the Incorrect Value for an 8-Way Associative Cache
W38	X		X			PlanFix	Snoops during the Execution of a HLT (Halt) Instruction May Lead to Unexpected System Behavior
W39	X	X	X	X	X	NoFix	Invalid Entries in Page-Directory-Pointer-Table Register (PDPTR) May Cause General Protection (#GP) Exception If the Reserved Bits Are Set to One
W40	X	X	X	X	X	NoFix	INIT Does Not Clear Global Entries in the TLB
W41	X	X	X	X	X	NoFix	Use of Memory Aliasing with Inconsistent Memory Type May Cause System Hang
W42	X	X	X	X	X	NoFix	Machine Check Exception May Occur When Interleaving Code between Different Memory Types
W43	X	X	X			NoFix	Split I/O Writes Adjacent to Retry of APIC End of Interrupt (EOI) Request May Cause Livelock Condition
W44	X	X	X	X	X	No Fix	General Protection (#GP) Fault May Not Be Signaled on Data Segment Limit Violation above 4-G Limit
W45	X	X	X	X	X	No Fix	DR3 Address Match on MOVD/MOVQ/MOVNTQ Memory Store Instruction May Incorrectly Increment Performance Monitoring Count for Saturating SIMD Instructions Executed (Event 0CFhh)
W46	X	X		X	X	No Fix	Pending x87 FPU Exceptions (#MF) Following STI May Be Serviced before Higher Priority Interrupts
W47	X	X	X			No Fix	Processor INIT# Will Cause a System Hang If Triggered during an NMI Interrupt Routine Performed during Shutdown
W48	X	X	X	X	X	No Fix	Certain Performance Monitoring Counters Related to Bus, L2 Cache and Power Management Are Inaccurate



NO.	Steppings					Plans	ERRATA
	B-1 CPU Signature = 06D6h	C-0 CPU Signature = 06D8h	B-1 CPU Signature = 0695h	C-0 CPU Signature = 06E8h	D-0 CPU Signature = 06ECh		
W49	X	X	X	X	X	No Fix	CS Limit Violation on RSM May Be Serviced before Higher Priority Interrupts/Exceptions
W50	X	X	X	X	X	No Fix	A Write to an APIC Register Sometimes May Appear to Have Not Occurred
W51	X	X	X	X	X	No Fix	The Processor May Report a #TS Instead of a #GP Fault
W52	X	X		X	X	No Fix	BTS Message May be Lost When the STPCLK# Signal Is Active
W53	X	X		X	X	No Fix	Last Exception Record (LER) MSRs May Be Incorrectly Updated
W54	X	X	X	X	X	No Fix	Writing the Local Vector Table (LVT) when an Interrupt Is Pending May Cause an Unexpected Interrupt
W55							Removed – See Erratum W3
W56	X	X	X	X	X	No Fix	FP Inexact-Result Exception Flag May Not Be Set
W57	X	X	X	X	X	No Fix	MOV to/from Debug Register Causes Debug Exception
W58				X	X	Plan Fix	Processor Digital Thermal Sensor (DTS) Readout Stops Updating upon Returning from C3 State
W59				X	X	No Fix	LOCK# Asserted during a Special Cycle Shutdown Transaction May Unexpectedly Deassert
W60				X	X	No Fix	Last Branch Records (LBR) Updates May Be Incorrect after a Task Switch
W61				X	X	No Fix	Address Reported by Machine-Check Architecture (MCA) on Single-bit L2 ECC Errors May Be Incorrect
W62				X	X	No Fix	Disabling of Single-step On Branch Operation May Be Delayed following a POPFD Instruction
W63				X	X	No Fix	Performance Monitoring Counters That Count External Bus Events May Report Incorrect Values after Processor Power State Transitions
W64				X	X	No Fix	VERW/VERR/LSL/LAR Instructions May Unexpectedly Update the Last Exception Record (LER) MSR



NO.	Steppings					Plans	ERRATA
	B-1 CPU Signature = 06D6h	C-0 CPU Signature = 06D8h	B-1 CPU Signature = 0695h	C-0 CPU Signature = 06E8h	D-0 CPU Signature = 06ECh		
W65				X	X	No Fix	Performance Monitoring Events for Retired Floating Point Operations (C1h) May Not Be Accurate
W66	X	X		X	X	No Fix	Global Pages in the Data Translation Look-Aside Buffer (DTLB) May Not Be Flushed by RSM Instruction before Restoring the Architectural State from SMRAM
W67				X	X	No Fix	Data Breakpoint/Single Step on MOV SS/POP SS May Be Lost after Entry into SMM
W68				X	X	Plan Fix	Hardware Prefetch Performance Monitoring Events May Be Counted Inaccurately
W69				X	X	No Fix	Programming the Digital Thermal Sensor (DTS) Threshold May Cause Unexpected Thermal Interrupts
W70							Removed - See Erratum W51
W71							Removed - See Erratum W50
W72							Removed - See Erratum W53
W73	X	X	X	X	X	No Fix	SYSENTER/SYSEXIT Instructions Can Implicitly Load "Null Segment Selector" to SS and CS Registers
W74	X	X	X	X	X	No Fix	Using 2-M/4-M pages When A20M# Is Asserted May Result in Incorrect Address Translations
W75				X	X	No Fix	CPUID Extended Feature Does Not Report Intel® Thermal Monitor 2 Support Correctly
W76				X	X	NoFix	Removed erratum due to redundancy
W77							Removed – See Erratum W32
W78	X	X		X	X	No Fix	Premature Execution of a Load Operation Prior to Exception Handler Invocation
W79			X	X	X	No Fix	Performance Monitoring Events for Retired Instructions (C0H) May Not Be Accurate
W80	X	X		X	X	No Fix	#GP Fault is NOT Generated on Writing IA32_MISC_ENABLE [34] When Execute Disable Bit Is Not Supported



NO.	Steppings					Plans	ERRATA
	B-1 CPU Signature = 06D6h	C-0 CPU Signature = 06D8h	B-1 CPU Signature = 0695h	C-0 CPU Signature = 06E8h	D-0 CPU Signature = 06ECh		
W81							Removed Erratum
W82							Removed – See Erratum W26
W83				X	X	No Fix	Writing Shared Unaligned Data That Crosses a Cache Line without Proper Semaphores or Barriers May Expose a Memory Ordering Issue
W84				X	X	No Fix	MSRs Actual Frequency Clock Count (IA32_APERF) or Maximum Frequency Clock Count (IA32_MPERF) May Contain Incorrect Data after a Machine Check Exception (MCE)
W85	X	X	X	X	X	No Fix	Incorrect Address Computed for Last Byte of FXSAVE/FXRSTOR Image Leads to Partial Memory Update
W86	X	X	X	X	X	No Fix	Values for LBR/BTS/BTM Will Be Incorrect after an Exit from SMM
W87				X	X	No Fix	Using Memory Type Aliasing with Memory Types WB/WT May Lead to Unpredictable Behavior
W88				X	X	No Fix	Performance Monitoring Event FP_ASSIST May Not Be Accurate
W89	X	X	X	X	X	No Fix	The BS Flag in DR6 May Be Set for Non-Single-Step #DB Exception
W90	X	X		X	X	No Fix	BTM/BTS Branch-From Instruction Address May Be Incorrect for Software Interrupts
W91				X	X	No Fix	Store to WT Memory Data May Be Seen in Wrong Order by Two Subsequent Loads



Number	SPECIFICATION CHANGES
	There are no Specification Changes in this Specification Update revision.

Number	SPECIFICATION CLARIFICATIONS
W1	Specification Clarification with Respect to Time-Stamp Counter - Removed
W2	Thermal Diode Offset Specification Clarification - Removed

Number	DOCUMENTATION CHANGES
	There are no Documentation Changes in this Specification Update revision.



Identification Information

The Celeron M processor can be identified by the following values:

Family ¹	Model ²	Model ² (Celeron® M on 90 nm process)	Brand ID ³
0110	1001	1101	00010010

NOTES:

1. The Family corresponds to bits [11:8] of the EDX register after Reset, bits [11:8] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register.
2. The Model corresponds to bits [7:4] of the EDX register after Reset, bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register.
3. The Brand ID corresponds to bits [7:0] of the EBX register after the CPUID instruction is executed with a 1 in the EAX register.

Table 1. Intel Celeron M Identification

S-Spec	Processor number	Product Stepping	L2 Cache Size (bytes)	CPU Signature	Core Frequency	Bus Frequency	Voltage	Package Micro-FCBGA-Pb= Micro-FCBGA Lead Free
SL9KX	450	D-0	1 M	06ECh	2.00	533 MHz	1.30 V-1.00 V	Micro-FCPGA
SL9KW	440	D-0	1 M	06ECh	1.86	533 MHz	1.30 V-1.00 V	Micro-FCPGA
SL8W2	410	C-0	1 M	06E8h	1.46	533 MHz	1.30-1.00 V	Micro-FCPGA
SL92F	430	C-0	1 M	06E8h	1.73	533 MHz	1.30-1.00 V	Micro-FCPGA
SL8VZ	420	C-0	1 M	06E8h	1.60	533 MHz	1.30-1.00 V	Micro-FCPGA
SL9KV	430	D-0	1 M	06ECh	1.73	533 MHz	1.30-1.00 V	Micro-FCPGA
SL8XW	423	C-0	1 M	06E8h	1.06	533 MHz	1.10-0.85 V	Micro-FCBGA
SL8MH	390	C-0	1 M	06D8h	1.7 GHz	400 MHz	1.004 V – 1.292 V ¹	Micro-FCBGA
SL8MP	390	C-0	1 M	06D8h	1.7 GHz	400 MHz	1.004 V – 1.292 V ¹	Micro-FCBGA
SL8MV	390	C-0	1 M	06D8h	1.7 GHz	400 MHz	1.004 V – 1.292 V ¹	Micro-FCBGA-Pb
SL8LP	383	C-0	1 M	06D8h	1.00 GHz	400 MHz	0.876 V – 0.956 V ¹	Micro-FCBGA
SL8LV	383	C-0	1 M	06D8h	1.00 GHz	400 MHz	0.876 V – 0.956 V ¹	Micro-FCBGA-Pb
SL8BP	383	C-0	1 M	06D8h	1.00 GHz	400 MHz	0.940 V	Micro-FCBGA
SL8BN	383	C-0	1 M	06D8h	1.00 GHz	400 MHz	0.940 V	Micro-FCBGA-Pb
SL8LQ	373	C-0	512K	06D8h	1.00 GHz	400 MHz	0.876 V – 0.956 V ¹	Micro-FCBGA
SL8LW	373	C-0	512K	06D8h	1.00 GHz	400 MHz	0.876 V – 0.956 V ¹	Micro-FCBGA-Pb
SL8A4	373	C-0	512K	06D8h	1.00 GHz	400 MHz	0.940 V	Micro-FCBGA



S-Spec	Processor number	Product Stepping	L2 Cache Size (bytes)	CPU Signature	Core Frequency	Bus Frequency	Voltage	Package Micro-FCBGA-Pb= Micro-FCBGA Lead Free
SL89S	373	C-0	512K	06D8h	1.00 GHz	400 MHz	0.940 V	Micro-FCBGA-Pb
SL8MN	380	C-0	1 M	06D8h	1.60 GHz	400 MHz	1.004 V – 1.292 V ¹	Micro-FCPGA
SL8MG	380	C-0	1 M	06D8h	1.60 GHz	400 MHz	1.004 V – 1.292 V ¹	Micro-FCBGA
SL8MU	380	C-0	1 M	06D8h	1.60 GHz	400 MHz	1.004 V – 1.292 V ¹	Micro-FCBGA-Pb
SL8MM	370	C-0	1 M	06D8h	1.50 GHz	400 MHz	1.004 V – 1.292 V ¹	Micro-FCPGA
SL8MF	370	C-0	1 M	06D8h	1.50 GHz	400 MHz	1.004 V – 1.292 V ¹	Micro-FCBGA
SL8MT	370	C-0	1 M	06D8h	1.50 GHz	400 MHz	1.004 V – 1.292 V ¹	Micro-FCBGA-Pb
SL86J	370	C-0	1 M	06D8h	1.50 GHz	400 MHz	1.260 V	Micro-FCPGA
SL86P	370	C-0	1 M	06D8h	1.50 GHz	400 MHz	1.260 V	Micro-FCBGA
SL86D	370	C-0	1 M	06D8h	1.50 GHz	400 MHz	1.260 V	Micro-FCBGA-Pb
SL8ML	360J	C-0	1 M	06D8h	1.40 GHz	400 MHz	1.004 V – 1.292 V ¹	Micro-FCPGA
SL8ME	360J	C-0	1 M	06D8h	1.40 GHz	400 MHz	1.004 V – 1.292 V ¹	Micro-FCBGA
SL86K	360J	C-0	1 M	06D8h	1.40 GHz	400 MHz	1.260 V	Micro-FCPGA
SL86Q	360J	C-0	1 M	06D8h	1.40 GHz	400 MHz	1.260 V	Micro-FCBGA
SL8MK	350J	C-0	1 M	06D8h	1.30 GHz	400 MHz	1.004 V – 1.292 V ¹	Micro-FCPGA
SL8MD	350J	C-0	1 M	06D8h	1.30 GHz	400 MHz	1.004 V – 1.292 V ¹	Micro-FCBGA
SL86L	350J	C-0	1 M	06D8h	1.30 GHz	400 MHz	1.260 V	Micro-FCPGA
SL86R	350J	C-0	1 M	06D8h	1.30 GHz	400 MHz	1.260 V	Micro-FCBGA
SL7LS	360	B-1	1 M	06D6h	1.4 GHz	400 MHz	1.260 V	Micro-FCPGA
SL7LR	360	B-1	1 M	06D6h	1.4 GHz	400 MHz	1.260 V	Micro-FCBGA
SL7RA	350	B-1	1 M	06D6h	1.3 GHz	400 MHz	1.260 V	Micro-FCPGA
SL7R9	350	B-1	1 M	06D6h	1.3 GHz	400 MHz	1.260 V	Micro-FCBGA
SL6N7	320	B-1	512K	0695h	1.30 GHz	400 MHz	1.356 V	Micro-FCPGA
SL6NM	320	B-1	512K	0695h	1.30 GHz	400 MHz	1.356 V	Micro-FCBGA
SL6N6	330	B-1	512K	0695h	1.40 GHz	400 MHz	1.356 V	Micro-FCPGA
SL6NL	330	B-1	512K	0695h	1.40 GHz	400 MHz	1.356 V	Micro-FCBGA
SL7MT	340	B-1	512K	0695h	1.50 GHz	400 MHz	1.356 V	Micro-FCBGA
SL7ME	340	B-1	512K	0695h	1.50 GHz	400 MHz	1.356 V	Micro-FCPGA
SL79S	n/a	B-1	512K	0695h	1.20 GHz	400 MHz	1.356 V	Micro-FCPGA
SL79T	n/a	B-1	512K	0695h	1.20 GHz	400 MHz	1.356 V	Micro-FCBGA
SL7GE	n/a	B-1	512K	0695h	600 MHz	400 MHz	1.004 V	Micro-FCBGA
SL7DB	n/a	B-1	512K	0695h	800 MHz	400 MHz	1.004 V	Micro-FCBGA



S-Spec	Processor number	Product Stepping	L2 Cache Size (bytes)	CPU Signature	Core Frequency	Bus Frequency	Voltage	Package Micro-FCBGA-Pb= Micro-FCBGA Lead Free
SL7DH	n/a	B-1	512K	0695h	900 MHz	400 MHz	1.004 V	Micro-FCBGA
SL7F7	353	B-1	512 K	06D6h	900 MHz	400 MHz	0.940 V	Micro-FCBGA
SL7QX	353	B-1	512K	06D6h	900 MHz	400 MHz	0.940 V	Micro-FCBGA-Pb

NOTES:

1. These are optimized Voltage ID (VID) values. Individual processor VID values may be calibrated during manufacturing such that two devices at the same speed may have different VID settings.

Component Marking Information

Figure 1. Intel Celeron M Processor (Micro-FCPGA/FCBGA) S-Spec Markings






Figure 2. Intel Celeron Processor ULV on 90 nm Process (Micro-FCBGA) S-Spec Markings






Figure 3. Intel Celeron M Processor on 90 nm Process (Micro-FCPGA/FCBGA) S-Spec Markings





Figure 4. Intel Celeron M Processor on 65 nm Process (Micro-FCPGA/FCBGA) S-Spec Markings





Errata

W1. Performance Monitoring Event That Counts the Number of Instructions Decoded (DOh) Is Not Accurate

Problem: The performance-monitoring event that counts the number of instructions decoded may have inaccurate results.

Implication: There is no functional impact of this erratum. However, the results/counts from this performance monitoring event should not be considered as being accurate

Workaround: None.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W2. RDTSC Instruction May Report the Wrong Time-Stamp Counter Value

Problem: The time-stamp counter is a 64-bit counter that is read in two, 32-bit chunks. The counter incorrectly advances and therefore the two chunks may go out of synchronization causing the Read Time-stamp Counter (RDTSC) instruction to report the wrong time-stamp counter value.

Implication: This erratum may cause software to see the wrong representation of processor time and may result in unpredictable software operation.

Workaround: It is possible for BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W3. Code Segment Limit Violation May Occur on 4-GB Limit Check

Problem: Code Segment limit violation may occur on 4-GB limit check when the code stream wraps around in a way that one instruction ends at the last byte of the segment and the next instruction begins at 0x0.

Implication: This is a rare condition that may result in a system hang. Intel has not observed this erratum with any commercially-available software, or system.

Workaround: Avoid code that wraps around segment limit.

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W4. FST Instruction with Numeric and Null Segment Exceptions May Take Numeric Exception with Incorrect FPU Operand Pointer**

Problem: If execution of an FST (Store Floating Point Value) instruction would generate both numeric and null segment exceptions, the numeric exception may be taken first and with the Null x87 FPU Instruction Operand (Data) Pointer.

Implication: Due to this erratum, on an FST instruction the processor reports a numeric exception instead of reporting an exception because of a Null segment. If the numeric exception handler tries to access the FST data it will get a #GP fault. Intel has not observed this erratum with any commercially available software, or system.

Workaround: The numeric exception handler should check the segment and if it is Null avoid further access to the data that caused the fault.

Status: For affected steppings see the *Summary Table of Changes*.

W5. Code Segment (CS) Is Wrong on SMM Handler When SMBASE Is Not Aligned

Problem: With SMBASE being relocated to a non-aligned address, during SMM entry the CS can be improperly updated which can lead to an incorrect SMM handler.

Implication: This is a rare condition that may result in a system hang. Intel has not observed this erratum with any commercially-available software, or system.

Workaround: Align SMBASE to 32 kB.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W6. A Locked Data Access That Spans across Two Pages May Cause the System to Hang

Problem: An instruction with lock data access that spans across two pages may, given some rare internal conditions, hang the system.

Implication: When this erratum occurs, the system may hang. Intel has not observed this erratum with any commercially-available software or system.

Workaround: A locked data access should always be aligned.

Status: For the steppings affected, see the *Summary Tables of Changes*.



W7. Processor Can Enter a Livelock Condition under Certain Conditions When FP Exception Is Pending

Problem: Processor clock modulation may be controlled via a processor register (IA32_THERM_CONTROL) or via the STPCLK# signal. While the processor clock is constantly being actively modulated at 12.5% and 25% duty cycles and there is a pending unmasked FP exception (ES pending), if you attempt a FP load (or MMX™ technology Mov instruction) and the load has an longer than typical latency the processor can enter a livelock.

Implication: When this erratum occurs, the processor will enter a livelock condition. Intel has not observed this erratum with any commercially-available software or system.

Workaround: None.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W8. Write Cycle of Write Combining Memory Type Does Not Self Snoop

Problem: Write cycles of WC memory type do not self-snoop. This may result in data inconsistency- if the addresses of the WC data are aliased to WB memory type memory, which has been cached. In such a case, the internal caches will not be updated with the WC data sent on the system bus.

Implication: This condition may result in a data inconsistency. Intel has not observed this erratum with any commercially-available software, system, nor components.

Workaround: Software should detect via the self-snoop bit in the CPUID features flags if the processor supports a self-snooping capability. Software should perform explicit memory management/flushing for aliased memory ranges on processor that do not self-snoop.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W9. Performance Monitoring Event That Counts Floating Point Computational Exceptions (11h) Is Not Accurate

Problem: Performance monitoring event that counts Floating Point Compare exceptions may have inaccurate results.

Implication: There is no functional impact of this erratum. However this Performance Monitoring Event should not be used when accurate performance monitoring is required.

Workaround: None.

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W10. Inconsistent Reporting of Data Breakpoints on FP (MMX Technology) Loads**

Problem: The reporting of data breakpoints on either FP or MMX technology loads is dependent upon the code faulting behavior prior to the execution of the load. If there is a fault pending prior to the execution of the load and FP exceptions are enabled there is a chance that data breakpoint on successive FP/MMX technology Loads may be reported twice.

Implication: Software debuggers should be aware of this possibility. There should be no implications to software operated outside of a debug environment.

Workaround: None.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W11. Code Breakpoint May Be Taken after POP SS Instruction If It Is followed by an Instruction That Faults

Problem: A POP SS instruction should inhibit all interrupts including Code Breakpoints until after execution of the following instruction. This allows sequential execution of POP SS and MOV eSP, eBP instructions without having an invalid stack during interrupt handling. However, a Code breakpoint may be taken after POP SS if it is followed by an instruction that faults, this result in a code breakpoint being reported on an unexpected instruction boundary since both instructions should be automatic.

Implication: This can result in a mismatched Stack Segment and SP. Intel has not observed this erratum with any commercially-available software, or system.

Workaround: As recommended in the *IA32 Intel® Architecture Software Developer's Manual*, the use of "POP SS" in conjunction with "MOV eSP, eBP" will avoid the failure since the "Mov" will not fault.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W12. SysEnter and SysExit Instructions May Write Incorrect Requestor Privilege Level (RPL) in the FP Code Segment Selector (FCS)

Problem: SysEnter and SysExit instructions may write incorrect RPL in the FP Code Segment selector (FCS). As a result of this, the RPL field in FCS may be corrupted.

Implication: This is a rare condition that may result in a system hang. Intel has not observed this erratum with any commercially-available software, or system.

Workaround: It is possible for BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the *Summary Tables of Changes*.



W13. Memory Aliasing with Inconsistent A and D Bits May Cause Processor Deadlock

Problem: In the event that software implements memory aliasing by having two-page directory entries (PDEs) point to a common page table entry (PTE) and the Accessed and Dirty bits for the two PDEs are allowed to become inconsistent, the processor may become deadlocked.

Implication: This erratum has not been observed with commercially-available software.

Workaround: Software that needs to implement memory aliasing in this way should manage the consistency of the Accessed and Dirty bits.

Status: For the steppings affected, see the *Summary Tables of Changes*

W14. RDMSR or WRMSR to Invalid MSR Address May Not Cause GP Fault

Problem: The RDMSR and WRMSR instructions allow reading or writing of MSR's (Model Specific Registers) based on the index number placed in ECX. The processor should reject access to any reserved or unimplemented MSRs by generating #GP(0). However, there are some invalid MSR addressers for which the processor will not generate #GP(0). This erratum has not been observed with commercially-available software.

Implication: For RDMSR, undefined values will be read into EDX:EAX. For WRMSR, undefined processor behavior may result.

Workaround: Do not use invalid MSR addresses with RDMSR or WRMSR.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W15. FP Tag Word Corruption

Problem: In some rare cases, fault information generated as the result of instruction execution may be incorrect. The result is an incorrect FP stack entry.

Implication: This erratum may result in corruption of the FP tag word in a way that a non-valid entry in the FP stack may become valid. The software is not expected to read a non-valid entry. If the software attempts to use the stack entry (which is expected to be empty) the result may be an erroneous "Stack overflow."

Workaround: Do not disable SSE/SSE2 in control register CR4 and avoid code segment limit violation.

Status: For the steppings affected, see the *Summary Tables of Changes*.



W16. Unable to Disable Reads/Writes to Performance Monitoring Related MSRs

Problem: The Performance Monitoring Available bit in the miscellaneous processor features MSR (IA32_MISC_ENABLES.7) was defined so that when it is cleared to a 0, RDMSR/WRMSR/RDPMC instructions would return all zeros for reads of and prevent any writes to performance monitoring related MSRs. Currently it is possible to read from or write to performance monitoring related MSRs when the Performance Monitoring Available bit is cleared to a 0.

Implication: It is not possible to disallow reads and writes to the Performance Monitoring MSRs. Intel has not observed this erratum with any commercially-available software or system.

Workaround: None.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W17. Move to Control Register Instruction May Generate a Breakpoint Report

Problem: A move (MOV) to control register (CR) instruction where control register is CR0, CR3 or CR4 may generate a breakpoint report.

Implication: MOV to control register instruction is not expected to generate a breakpoint report.

Workaround: Ignore breakpoint data from MOV to CR instruction.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W18. REP MOVS/STOS Executing with Fast Strings Enabled and Crossing Page Boundaries with Inconsistent Memory Types May Use an Incorrect Data Size or Lead to Memory-Ordering Violations

Problem: Under certain conditions as described in the Software Developers Manual section "Out-of-Order Stores For String Operations in Pentium 4, Intel Xeon, and P6 Family Processors" the processor performs REP MOVS or REP STOS as fast strings. Due to this erratum fast string REP MOVS/REP STOS instructions that cross page boundaries from WB/WC memory types to UC/WP/WT memory types, may start using an incorrect data size or may observe memory ordering violations.

Implication: Upon crossing the page boundary the following may occur, dependent on the new page memory type:

- UC the data size of each write will now always be 8 bytes, as opposed to the original data size.
- WP the data size of each write will now always be 8 bytes, as opposed to the original data size and there may be a memory ordering violation.
- WT there may be a memory ordering violation.



Workaround: Software should avoid crossing page boundaries from WB or WC memory type to UC, WP or WT memory type within a single REP MOVSB or REP STOSB instruction that will execute with fast strings enabled.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W19. The FXSAVE, STOS, or MOVSB Instruction May Cause a Store Ordering Violation When Data Crosses a Page with a UC Memory Type

Problem: If the data from an FXSAVE, STOS, or MOVSB instruction crosses a page boundary from WB to UC memory type and this instruction is immediately followed by a second instruction that also issues a store to memory, the final data stores from both instructions may occur in the wrong order.

Implication: The impact of this store ordering behavior may vary from normal software execution to potential software failure. Intel has not observed this erratum in commercially-available software.

Implication: FXSAVE, STOS, or MOVSB data must not cross page boundary from WB to UC memory type.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W20. Machine Check Exception May Occur Due to Improper Line Eviction in the IFU

Problem: The processor is designed to signal an unrecoverable machine check exception (MCE) as a consistency checking mechanism. Under a complex set of circumstances involving multiple speculative branches and memory accesses there exists a one cycle long window in which the processor may signal a MCE in the instruction fetch unit (IFU) because instructions previously decoded have been evicted from the IFU. The one cycle long window is opened when an opportunistic fetch receives a partial hit on a previously executed but not as yet completed store resident in the store buffer. The resulting partial hit erroneously causes the eviction of a line from the IFU at a time when the processor is expecting the line to still be present. If the MCE for this particular IFU event is disabled, execution will continue normally.

Implication: While this erratum may occur on a system with any number of processors, the probability of occurrence increases with the number of processors. If this erratum does occur, a machine check exception will result. Note systems that implement an operating system that does not enable the Machine Check Architecture will be completely unaffected by this erratum (e.g., Microsoft Windows* 95 and Windows* 98).

Workaround: It is possible for BIOS code to contain a workaround for this erratum.

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W21. POPF and POPFD Instructions That Set the Trap Flag Bit May Cause Unpredictable Processor Behavior**

Problem: In some rare cases, POPF and POPFD instructions that set the Trap Flag (TF) bit in the EFLAGS register (causing the processor to enter Single-Step mode) may cause unpredictable processor behavior.

Problem: Single step operation is typically enabled during software debug activities, not during normal system operation.

Problem: There is no workaround for single step operation in commercially-available software. For debug activities on custom software the POPF and POPFD instructions could be immediately followed by a NOP instruction to facilitate correct execution.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W22. Performance Event Counter Returns Incorrect Value on L2_LINES_IN Event

Problem: The performance event counter returns an incorrect value on L2_LINES_IN event (EMON event #24H) when the L2 cache is disabled.

Implication: Due to this erratum, L2_LINES_IN performance event counter should not be monitored while the L2 cache is disabled. This erratum has no functional impact.

Workaround: Ignore L2_LINES_IN event when the L2 cache is disabled.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W23. VM Bit Is Cleared on Second Fault Handled by Task Switch from Virtual-8086 (VM86)

Problem: Following a task switch to any fault handler that was initiated while the processor was in VM86 mode, if there is an additional fault while servicing the original task switch then the VM bit will be incorrectly cleared in EFLAGS, data segments will not be pushed and the processor will not return to the correct mode upon completion of the second fault handler via IRET.

Implication: When the OS recovers from the second fault handler, the processor will no longer be in VM86 mode. Normally, operating systems should prevent interrupt task switches from faulting, thus the scenario should not occur under normal circumstances.

Workaround: None identified.

Status: For the steppings affected, see the see the *Summary Tables of Changes*.



W24. Code Fetch Matching Disabled Debug Register May Cause Debug Exception

Problem: The bits L0-3 and G0-3 enable breakpoints local to a task and global to all tasks, respectively. If one of these bits is set, a breakpoint is enabled, corresponding to the addresses in the debug registers DR0-DR3. If at least one of these breakpoints is enabled, any of these registers are disabled (i.e., L_n and G_n are 0), and RW_n for the disabled register is 00 (indicating a breakpoint on instruction execution), normally an instruction fetch will not cause an instruction-breakpoint fault based on a match with the address in the disabled register(s). However, if the address in a disabled register matches the address of a code fetch which also results in a page fault, an instruction-breakpoint fault will occur.

Implication: While debugging software, extraneous instruction-breakpoint faults may be encountered if breakpoint registers are not cleared when they are disabled. Debug software which does not implement a code breakpoint handler will fail, if this occurs. If a handler is present, the fault will be serviced. Mixing data and code may exacerbate this problem by allowing disabled data breakpoint registers to break on an instruction fetch.

Workaround: The debug handler should clear breakpoint registers before they become disabled.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W25. Upper Four PAT Entries Not Usable with Mode B or Mode C Paging

Problem: The page attribute table (PAT) contains eight entries, which must all be initialized and considered when setting up memory types for the Pentium III processor. However, in Mode B or Mode C paging, the upper four entries do not function correctly for 4-Kbyte pages. Specifically, bit 7 of page table entries that translate addresses to 4-Kbyte pages should be used as the upper bit of a 3-bit index to determine the PAT entry that specifies the memory type for the page. When Mode B ($CR4.PSE = 1$) and/or Mode C ($CR4.PAE$) are enabled, the processor forces this bit to zero when determining the memory type regardless of the value in the page table entry. The upper four entries of the PAT function correctly for 2-Mbyte and 4-Mbyte large pages (specified by bit 12 of the page directory entry for those translations).

Implication: Only the lower four PAT entries are useful for 4-kB translations when Mode B or C paging is used. In Mode A paging (4-Kbyte pages only), all eight entries may be used. All eight entries may be used for large pages in Mode B or C paging.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W26. SSE/SSE2 Streaming Store Resulting in a Self-Modifying Code (SMC) Event May Cause Unexpected Behavior**

Problem: An SSE or SSE2 streaming store that results in a self-modifying code (SMC) event may cause unexpected behavior. The SMC event occurs on a full address match of code contained in L1 cache.

Implication: Due to this erratum, any of the following events may occur:

1. A data access break point may be incorrectly reported on the instruction pointer (IP) just before the store instruction.
2. A non-cacheable store can appear twice on the external bus (the first time it will write only 8 bytes, the second time it will write the entire 16 bytes).

Intel has not observed this erratum with any commercially-available software.

Workaround: None.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W27. Error in Instruction Fetch Unit (IFU) Can Result in an Erroneous Machine Check-Exception (#MC)

Problem: A rare combination of events including the generation of a bus lock(s), the execution of a WBINVD instruction, and a page accessed or dirty bit assist may result in an erroneous Machine Check-Exception (#MC).

Implication: Due to this erratum, unexpected machine check-exception (#MC) is generated. Intel has not been able to reproduce this erratum with commercially-available software.

Workaround: It is possible for BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W28. Removed; See Erratum W3.

W29. Removed; See Erratum W4.

W30. Removed; See Erratum W5.

**W31. Page with PAT (Page Attribute Table) Set to USWC (Uncacheable Speculative Write Combine) While Associated MTRR (Memory Type Range Register) Is UC (Uncacheable) May Consolidate to UC**

Problem: A page whose PAT memory type is USWC while the relevant MTRR memory type is UC, the consolidated memory type may be treated as UC (rather than WC, as specified in *IA-32 Intel® Architecture Software Developer's Manual*).

Implication: When this erratum occurs, the memory page may be as UC (rather than WC). This may have a negative performance impact.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W32. Under Certain Conditions LTR (Load Task Register) Instruction May Result in System Hang

Problem: A LTR instruction may result in a system hang if all the following conditions are met:

1. Invalid data selector of the TR (Task Register) resulting with either #GP (General Protection Fault) or #NP (Segment Not Present Fault).
2. GDT (Global Descriptor Table) is not 8-bytes aligned.
3. Data BP (breakpoint) is set on cache line containing the descriptor data.

Implication: This erratum may result in system hang if all conditions have been met. This erratum has not been observed in commercial operating systems or software. For performance reasons, GDT is typically aligned to 8-bytes.

Workaround: Align GDT to 8 bytes.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W33. Loading from Memory Type USWC (Uncacheable Speculative Write Combine) May Get Its Data Internally Forwarded from a Previous Pending Store

Problem: A load from memory type USWC may get its data internally forwarded from a pending store. As a result, the expected load may never be issued to the external bus.

Implication: When this erratum occurs, a USWC load request may be satisfied without being observed on the external bus. There are no known usage models where this behavior results in any negative side-effects.

Workaround: Do not use memory type USWC for memory that has read side-effects.

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W34. FPU Operand Pointer May Not Be Cleared following FINIT/FNINIT**

Problem: Initializing the floating point state with either FINIT or FNINIT, may not clear the x87 FPU Operand (Data) Pointer Offset and the x87 FPU Operand (Data) Pointer Selector (both fields form the FPUDataPointer). Saving the floating point environment with FSTENV, FNSTENV, or floating point state with FSAVE, FNSAVE or FXSAVE before an intervening FP instruction may save uninitialized values for the FPUDataPointer.

Implication: When this erratum occurs, the values for FPUDataPointer in the saved floating point image structure may appear to be random values. Executing any non-control FP instruction with memory operand will initialize the FPUDataPointer. Intel has not observed this erratum with any commercially-available software.

Workaround: After initialization, do not expect a floating point state saved memory image to be correct, until at least one non-control FP instruction with a memory operand has been executed.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W35. FSTP (Floating Point Store) Instruction Under Certain Conditions May Result in Erroneously Setting a Valid Bit on an FP (Floating Point) Stack Register

Problem: When an FSTP instruction with a PDE/PTE (Page Directory Entry/Page Table Entry) A/D bit update is followed by a user mode access fault due to a code fetch to a page that has supervisor only access permission, this may result in erroneously setting a valid bit of an FP stack register. The FP top of stack pointer is unchanged.

Implication: This erratum may cause an unexpected stack overflow.

Workaround: User mode code should not depend on being able to recover from illegal accesses to memory regions protected with supervisor only access when using FP instructions.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W36. An Execute Disable Bit Violation May Occur on a Data Page-Fault

Problem: Under a combination of internal events, unexpected Execute Disable violations may occur on data accesses that are Execute Disable protected.

Implication: This erratum may cause unexpected Execute Disable violations.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W37. CPUID Leaf 0x80000006 May Provide the Incorrect Value for an 8-Way Associative Cache**

Problem: CPUID leaf 0x80000006 may return 0x8 in ECX [15:12] to indicate 8-way associative cache, but the correct encoding for an 8-way associative cache is 0x6.

Implication: Software that depends on the associativity of the cache may not function correctly.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W38. Snoops during the Execution of a HLT (Halt) Instruction May Lead to Unexpected System Behavior

Problem: If during the execution of a HLT instruction an external snoop causes an eviction from the instruction fetch unit (IFU) instruction cache, the processor may, on exit from the HLT state, erroneously read stale data from the victim cache.

Implication: This erratum may lead to unexpected system behavior. Intel has only observed this condition in non-mobile configurations.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W39. Invalid Entries in Page-Directory-Pointer-Table Register (PDPTR) May Cause General Protection (#GP) Exception If the Reserved Bits Are Set to One

Problem: Invalid entries in the Page-Directory-Pointer-Table Register (PDPTR) that have the reserved bits set to one may cause a General Protection (#GP) exception.

Implication: Intel has not observed this erratum with any commercially-available software.

Workaround: Do not set the reserved bits to one when PDPTR entries are invalid.

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W40. INIT Does Not Clear Global Entries in the TLB**

Problem: INIT may not flush a TLB entry when:

4. The processor is in protected mode with paging enabled and the page global enable flag is set (PGE bit of CR4 register)
5. G bit for the page table entry is set
6. TLB entry is present in TLB when INIT occurs

Implication: Software may encounter unexpected page fault or incorrect address translation due to a TLB entry erroneously left in TLB after INIT.

Workaround: Write to CR3, CR4 (setting bits PSE, PGE or PAE) or CR0 (setting bits PG or PE) registers before writing to memory early in BIOS code to clear all the global entries from TLB.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W41. Use of Memory Aliasing with Inconsistent Memory Type May Cause System Hang

Problem: Software that implements memory aliasing by having more than one linear addresses mapped to the same physical page with different cache types may cause the system to hang. This would occur if one of the addresses is non-cacheable used in code segment and the other a cacheable address. If the cacheable address finds its way in instruction cache, and non-cacheable address is fetched in IFU, the processor may invalidate the non-cacheable address from the fetch unit. Any micro-architectural event that causes instruction restart will expect this instruction to still be in fetch unit and lack of it will cause system hang.

Implication: This erratum has not been observed with commercially-available software.

Workaround: Although it is possible to have a single physical page mapped by two, different linear addresses with different memory types, Intel has strongly discouraged this practice as it may lead to undefined results. Software that needs to implement memory aliasing should manage the memory type consistency.

Status: For the steppings affected, see the *Summary Tables of Changes*.



W42. Machine Check Exception May Occur When Interleaving Code between Different Memory Types

Problem: A small window of opportunity exists where code fetches interleaved between different memory types may cause a machine check exception. A complex set of micro-architectural boundary conditions is required to expose this window.

Implication: Interleaved instruction fetches between different memory types may result in a machine check exception. The system may hang if machine check exceptions are disabled. Intel has not observed the occurrence of this erratum while running commercially-available applications or operating systems.

Workaround: Software can avoid this erratum by placing a serializing instruction between code fetches between different memory types.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W43. Split I/O Writes Adjacent to Retry of APIC End of Interrupt (EOI) Request May Cause Livelock Condition

Problem: When Split I/O instruction writes occur adjacent to a retry of a Local APIC End of Interrupt (EOI) request by the chipset, a livelock condition may result. The required sequences of events are:

1. The processor issues a Local APIC EOI message.
2. The chipset responds with a retry because its downstream ports are full. It expects the processor to return with the same EOI request.
3. The processor issues a Split I/O write instruction instead.
4. The chipset responds with a retry because it expected the APIC EOI.
5. The processor insists the Split I/O write instruction must be completed and issues write instruction again.

Implication: A processor livelock may occur causing a system hang. This issue has only been observed in synthetic lab testing conditions and has not been seen in any commercially-available applications. The erratum does not occur with Intel mobile chipset-based platforms.

Workaround: Use the PIC instead of the APIC for the interrupt controller.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W44. General Protection (#GP) Fault May Not Be Signaled on Data Segment Limit Violation above 4-G Limit

Problem: Memory accesses to flat data segments (base = 00000000h) that occur above the 4-G limit (0fffffffh) may not signal a #GP fault.

Implication: When such memory accesses occur, the system may not issue a #GP fault.

Workaround: Software should ensure that memory accesses do not occur above the 4-G limit (0fffffffh).

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W45. DR3 Address Match on MOVD/MOVQ/MOVNTQ Memory Store Instruction May Incorrectly Increment Performance Monitoring Count for Saturating SIMD Instructions Retired (Event OCFh)**

Problem: Performance monitoring for Event CFH normally increments on saturating SIMD instruction retired. Regardless of DR7 programming, if the linear address of a retiring memory store MOVD/MOVQ/MOVNTQ instruction executed matches the address in DR3, the CFH counter may be incorrectly incremented.

Implication: The value observed for performance monitoring count for saturating SIMD instructions retired may be too high. The size of error is dependent on the number of occurrences of the conditions described above, while the counter is active.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W46. Pending x87 FPU Exceptions (#MF) following STI May Be Serviced before Higher Priority Interrupts

Problem: Interrupts that are pending prior to the execution of the STI (Set Interrupt Flag) instruction are serviced immediately after the STI instruction is executed. Because of this erratum, if following STI, an instruction that triggers a #MF is executed while STPCLK#, Enhanced Intel SpeedStep® Technology transitions or Thermal Monitor 1 events occur, the pending #MF may be serviced before higher priority interrupts.

Implication: Software may observe #MF being serviced before higher priority interrupts.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W47. Processor INIT# Will Cause a System Hang If Triggered during an NMI Interrupt Routine Performed during Shutdown

Problem: During the execution of an NMI interrupt handler, if shutdown occurs followed by the INIT# signal being triggered, the processor will attempt initialization but fail soft reset.

Implication: Due to this erratum the system may hang.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.



W48. Certain Performance Monitoring Counters Related to Bus, L2 Cache and Power Management Are Inaccurate

Problem: All Performance Monitoring Counters in the ranges 21H-3DH and 60H-7FH may have inaccurate results up to ± 7 .

Implication: There may be a small error in the affected counts.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W49. CS Limit Violation on RSM May Be Serviced before Higher Priority Interrupts/Exceptions

Problem: When the processor encounters a CS (Code Segment) limit violation, a #GP (General Protection Exception) fault is generated after all higher priority Interrupts and exceptions are serviced. Because of this erratum, if RSM (Resume from System Management Mode) returns to execution flow where a CS limit violation occurs, the #GP fault may be serviced before a higher priority Interrupt or Exception (e.g., NMI (Non-Maskable Interrupt), Debug break(#DB), Machine Check (#MC), etc.).

Implication: Operating systems may observe a #GP fault being serviced before higher priority Interrupts and Exceptions.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W50. A Write to an APIC Register Sometimes May Appear to Have Not Occurred

Problem: With respect to the retirement of instructions, stores to the uncacheable memory-based APIC register space are handled in a non-synchronized way. For example, if an instruction that masks the interrupt flag (e.g., CLI) is executed soon after an uncacheable write to the Task Priority Register (TPR) that lowers the APIC priority, the interrupt masking operation may take effect before the actual priority has been lowered. This may cause interrupts whose priority is lower than the initial TPR, but higher than the final TPR, to not be serviced until the interrupt enabled flag is finally set, i.e., by STI instruction. Interrupts will remain pending and are not lost.

Implication: In this example the processor may allow interrupts to be accepted but may delay their service.

Workaround: This non-synchronization can be avoided by issuing an APIC register read after the APIC register write. This will force the store to the APIC register before any subsequent instructions are executed. No commercial operating system is known to be impacted by this erratum.

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W51. The Processor May Report a #TS Instead of a #GP Fault**

Problem: A jump to a busy TSS (Task-State Segment) may cause a #TS (invalid TSS exception) instead of a #GP fault (general protection exception).

Implication: Operation systems that access a busy TSS may get invalid TSS fault instead of a #GP fault. Intel has not observed this erratum with any commercially-available software.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W52. BTS Message May Be Lost When the STPCLK# Signal Is Active

Problem: STPCLK# is asserted to enable the processor to enter a low-power state. Under some circumstances, when STPCLK# becomes active, a pending BTS (Branch Trace Store) message may be either lost and not written or written with corrupted branch address to the Debug Store area.

Implication: BTS messages may be lost in the presence of STPCLK# assertions.

Workaround: None identified.

Status: For affected steppings see the *Summary Tables of Changes*.

W53. Last Exception Record (LER) MSRs May Be Incorrectly Updated

Problem: The LASTINTTOIP and LASTINTFROMIP MSRs (1DDH-1DEH) may contain incorrect values after the following events: masked SSE2 floating-point exception, StopClk, NMI and INT.

Implication: The value of the LER MSR may be incorrectly updated to point to a SIMD Floating-Point instruction even though no exception occurred on that instruction or to point to an instruction that was preceded by a StopClk interrupt or rarely not to be updated on Interrupts (NMI and INT).

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.



W54. Writing the Local Vector Table (LVT) When an Interrupt Is Pending May Cause an Unexpected Interrupt

Problem: If a local interrupt is pending when the LVT entry is written, an interrupt may be taken on the new interrupt vector even if the mask bit is set.

Implication: An interrupt may immediately be generated with the new vector when an LVT entry is written, even if the new LVT entry has the mask bit set. If there is no Interrupt Service Routine (ISR) set up for that vector the system will GP fault. If the ISR does not do an End of Interrupt (EOI) the bit for the vector will be left set in the in-service register and mask all interrupts at the same or lower priority.

Workaround: Any vector programmed into an LVT entry must have an ISR associated with it, even if that vector was programmed as masked. This ISR routine must do an EOI to clear any unexpected interrupts that may occur. The ISR associated with the spurious vector does not generate an EOI; therefore the spurious vector should not be used when writing the LVT.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W55. Removed – See Erratum W3

**W56. FP Inexact-Result Exception Flag May Not Be Set**

Problem: When the result of a floating-point operation is not exactly represented in the destination format (1/3 in binary form, for example), an inexact-result (precision) exception occurs. When this occurs, the PE bit (bit 5 of the FPU status word) is normally set by the processor. Under certain rare conditions, this bit may not be set when this rounding occurs. However, other actions taken by the processor (invoking the software exception handler if the exception is unmasked) are not affected. This erratum can only occur if the floating-point operation which causes the precision exception is immediately followed by one of the following instructions:

- FST m32real
- FST m64real
- FSTP m32real
- FSTP m64real
- FSTP m80real
- FIST m16int
- FIST m32int
- FISTP m16int
- FISTP m32int
- FISTP m64int

Note that even if this combination of instructions is encountered, there is also a dependency on the internal pipelining and execution state of both instructions in the processor.

Implication: Inexact-result exceptions are commonly masked or ignored by applications, as it happens frequently, and produces a rounded result acceptable to most applications. The PE bit of the FPU status word may not always be set upon receiving an inexact-result exception. Thus, if these exceptions are unmasked, a floating-point error exception handler may not recognize that a precision exception occurred. Note that this is a “sticky” bit, i.e., once set by an inexact-result condition, it remains set until cleared by software.

Workaround: This condition can be avoided by inserting two non-floating-point instructions between the two floating-point instructions.

Status: For the steppings affected, see the *Summary Tables of Changes*.



W57. MOV to/from Debug Registers Causes Debug Exception

Problem: When in V86 mode, if a MOV instruction is executed to/from a debug register, a general-protection exception (#GP) should be generated. However, in the case when the general detect enable flag (GD) bit is set, the observed behavior is that a debug exception (#DB) is generated instead.

Implication: With debug-register protection enabled (i.e., the GD bit set), when attempting to execute a MOV on debug registers in V86 mode, a debug exception will be generated instead of the expected general-protection fault.

Workaround: In general, operating systems do not set the GD bit when they are in V86 mode. The GD bit is generally set and used by debuggers. The debug exception handler should check that the exception did not occur in V86 mode before continuing. If the exception did occur in V86 mode, the exception may be directed to the general-protection exception handler.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W58. Processor Digital Thermal Sensor (DTS) Readout Stops Updating upon Returning from C3 State

Problem: Digital Thermal Sensor (DTS) Readout is provided in IA32_THERM_STATUS bits 22:16. Upon waking up from C3 low-power state, the DTS readout will no longer be updated.

Implication: Upon waking up from C3 low-power state, software cannot rely on DTS readout. Any thermal threshold interrupts that are enabled in IA32_THERM_INTERRUPT, will also be affected.

Workaround: It is possible for BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W59. LOCK# Asserted during a Special Cycle Shutdown Transaction May Unexpectedly Deassert

Problem: During a processor shutdown transaction, when LOCK# is asserted and if a DEFER# is received during a snoop phase and the Locked transaction is pipelined on the front side bus (FSB), LOCK# may unexpectedly deassert.

Implication: When this erratum occurs, the system may hang during shutdown. Intel has not observed this erratum with any commercially-available systems or software.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W60. Last Branch Records (LBR) Updates May Be Incorrect after a Task Switch**

Problem: A Task-State Segment (TSS) task switch may incorrectly set the LBR_FROM value to the LBR_TO value.

Implication: The LBR_FROM will have the incorrect address of the Branch Instruction.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W61. Address Reported by Machine-Check Architecture (MCA) on Single-bit L2 ECC Errors May Be Incorrect

Problem: When correctable single-bit ECC errors occur in the L2 cache the address is logged in the MCA address register (MCI_ADDR). Under some scenarios, the address reported may be incorrect.

Implication: Software should not rely on the value reported in MCI_ADDR, for Single-bit L2 ECC errors.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W62. Disabling of Single-step On Branch Operation May Be Delayed following a POPFD Instruction

Problem: Disabling of Single-step On Branch Operation may be delayed, if the following conditions are met:

1. "Single Step On Branch Mode" is enabled (DebugCtlMSR.BTF and EFLAGS.TF are set)
2. POPFD used to clear EFLAGS.TF
3. A jump instruction (JMP, Jcc, etc.) is executed immediately after POPFD0.

Implication: Single-step On Branch mode may remain in effect for one instruction after the POPFD instruction disables it by clearing the EFLAGS.TF bit.

Workaround: There is no workaround for Single-Step operation in commercially-available software. The workaround for custom software is to execute at least one instruction following POPFD before issuing a JMP instruction.

Status: For the steppings affected, see the *Summary Tables of Changes*.



W63. Performance Monitoring Counters That Count External Bus Events May Report Incorrect Values after Processor Power State Transitions

Problem: Performance monitoring counters that count external bus events operate when the processor is in the Active state (C0). If a processor transitions to a new power state, these Performance monitoring counters will stop counting, even if the event being counted remains active.

Implication: After transitioning between processor power states, software may observe incorrect counts in Performance monitoring counters that count external bus events.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W64. VERW/VERR/LSL/LAR Instructions May Unexpectedly Update the Last Exception Record (LER) MSR

Problem: The LER MSR may be unexpectedly updated, if the resultant value of the Zero Flag (ZF) is zero after executing the following instructions:

1. VERR (ZF=0 indicates unsuccessful segment read verification)
2. VERW (ZF=0 indicates unsuccessful segment write verification)
3. LAR (ZF=0 indicates unsuccessful access rights load)
4. LSL (ZF=0 indicates unsuccessful segment limit load).

Implication: The value of the LER MSR may be inaccurate if VERW/VERR/LSL/LAR instructions are executed after the occurrence of an exception.

Workaround: Software exception handlers that rely on the LER MSR value should read the LER MSR before executing VERW/VERR/LSL/LAR instructions.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W65. Performance Monitoring Events for Retired Floating Point Operations (C1h) May Not Be Accurate

Problem: Performance monitoring events that count retired floating point operations may be too high.

Implication: The Performance Monitoring Event may have an inaccurate count.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W66. Global Pages in the Data Translation Look-Aside Buffer (DTLB) May Not Be Flushed by RSM instruction before Restoring the Architectural State from SMRAM**

Problem: The Resume from System Management Mode (RSM) instruction does not flush global pages from the Data Translation Look-Aside Buffer (DTLB) prior to reloading the saved architectural state.

Implication: If SMM turns on paging with global paging enabled and then maps any of linear addresses of SMRAM using global pages, RSM load may load data from the wrong location.

Workaround: Do not use global pages in system management mode.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W67. Data Breakpoint/Single Step on MOV SS/POP SS May Be Lost after Entry into SMM

Problem: Data Breakpoint/Single Step exceptions are normally blocked for one instruction following MOV SS/POP SS instructions. Immediately after executing these instructions, if the processor enters SMM (System Management Mode), upon RSM (resume from SMM) operation, normal processing of Data Breakpoint/Single Step exceptions is restored.

Because of this erratum, Data Breakpoints/Single step exceptions on MOVSS/POPSS instructions may be lost under one of the following conditions.

1. Following SMM entry and after RSM, the next instruction to be executed is HLT or MWAIT
2. SMM entry after executing MOV SS/POP SS is the result of executing an I/O instruction that triggers a synchronous SMI (System Management Interrupt)

Implication: Data Breakpoints/Single step operation on MOV SS/POP SS instructions may be unreliable in the presence of SMIs.

Workaround: None Identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W68. Hardware Prefetch Performance Monitoring Events May Be Counted Inaccurately

Problem: Hardware prefetch activity is not accurately reflected in the hardware prefetch performance monitoring.

Implication: This erratum may cause inaccurate counting for all hardware prefetch performance monitoring events.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W69. Programming the Digital Thermal Sensor (DTS) Threshold May Cause Unexpected Thermal Interrupts**

Problem: Software can enable DTS thermal interrupts by programming the thermal threshold and setting the respective thermal interrupt enable bit. When programming DTS value, the previous DTS threshold may be crossed. This will generate an unexpected thermal interrupt.

Implication: Software may observe an unexpected thermal interrupt occur after reprogramming the thermal threshold.

Workaround: In the ACPI/OS implement a workaround by temporarily disabling the DTS threshold interrupt before updating the DTS threshold value.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W70. Removed – See Erratum W51**W71. Removed – See Erratum W50****W72. Removed – See Erratum W53****W73. SYSENTER/SYSEXIT Instructions Can Implicitly Load “Null Segment Selector” to SS and CS Registers**

Problem: According to the processor specification, attempting to load a null segment selector into the CS and SS segment registers should generate a General Protection Fault (#GP). Although loading a null segment selector to the other segment registers is allowed, the processor will generate an exception when the segment register holding a null selector is used to access memory. However, the SYSENTER instruction can implicitly load a null value to the SS segment selector. This can occur if the value in SYSENTER_CS_MSR is between FFF8h and FFFBh when the SYSENTER instruction is executed. This behavior is part of the SYSENTER/SYSEXIT instruction definition; the content of the SYSTEM_CS_MSR is always incremented by 8 before it is loaded into the SS. This operation will set the null bit in the segment selector if a null result is generated, but it does not generate a #GP on the SYSENTER instruction itself. An exception will be generated as expected when the SS register is used to access memory, however. The SYSEXIT instruction will also exhibit this behavior for both CS and SS when executed with the value in SYSENTER_CS_MSR between FFF0h and FFF3h, or between FFE8h and FFEbH, inclusive.

Implication: These instructions are intended for operating system use. If this erratum occurs (and the OS does not ensure that the processor never has a null segment selector in the SS or CS segment registers), the processor’s behavior may become unpredictable, possibly resulting in system failure.

Workaround: Do not initialize the SYSTEM_CS_MSR with the values between FFF8h and FFFBh, FFF0h and FFF3h, or FFE8h and FFEbH before executing SYSENTER or SYSEXIT.

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W74. Using 2-M/4-M Pages When A20M# Is Asserted May Result in Incorrect Address Translations**

Problem: An external A20M# pin if enabled forces address bit 20 to be masked (forced to zero) to emulate real-address mode address wraparound at 1 megabyte. However, if all of the following conditions are met, address bit 20 may not be masked.

- paging is enabled
- a linear address has bit 20 set
- the address references a large page
- A20M# is enabled

Implication: When A20M# is enabled and an address references a large page the resulting translated physical address may be incorrect. This erratum has not been observed with any commercially-available operating system.

Workaround: Operating systems should not allow A20M# to be enabled if the masking of address bit 20 could be applied to an address that references a large page. A20M# is normally only used with the first megabyte of memory.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W75. CPUID Extended Feature Does Not Report Intel® Thermal Monitor 2 Support Correctly

Problem: Processors with no support for Intel® Thermal Monitor 2 will falsely report support for Intel Thermal Monitor 2 as enabled by setting TM2 (bit 8) in the Extended Feature Flag returned in ECX when executing CPUID with EAX=01H.

Implication: Extended Feature Flag TM2 cannot be used to identify processors where Intel Thermal Monitor 2 is disabled.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W76. Removed erratum due to redundancy**W77. Removed – See Erratum W32**



W78. Premature Execution of a Load Operation Prior to Exception Handler Invocation

Problem: If any of the below circumstances occur it is possible that the load portion of the instruction will have executed before the exception handler is entered.

1. If an instruction that performs a memory load causes a code segment limit violation
2. If a waiting floating-point instruction or MMX technology instruction that performs a memory load has a floating-point exception pending
3. If a MMX technology or SSE instruction that performs a memory load and has either CR0.EM=1 (Emulation bit set), or a floating-point Top-of-Stack (FP TOS) not equal to 0, or a DNA exception pending

Implication: In normal code execution where the target of the load operation is to write back memory there is no impact from the load being prematurely executed, nor from the restart and subsequent re-execution of that instruction by the exception handler. If the target of the load is to uncached memory that has a system side-effect, restarting the instruction may cause unexpected system behavior due to the repetition of the side-effect.

Workaround: Code which performs loads from memory that has side-effects can effectively workaround this behavior by using simple integer-based load instructions when accessing side-effect memory and by ensuring that all code is written such that a code segment limit violation cannot occur as a part of reading from side-effect memory.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W79. Performance Monitoring Events for Retired Instructions (COH) May Not Be Accurate

Problem: The INST_RETIRE performance monitor may miscount retired instructions as follows:

- Repeat string and repeat I/O operations are not counted when a hardware interrupt is received during or after the last iteration of the repeat flow.
- VMLAUNCH and VMRESUME instructions are not counted.
- HLT and MWAIT instructions are not counted. The following instructions, if executed during HLT or MWAIT events, are also not counted:
 - a) RSM from a C-state SMI during an MWAIT instruction.
 - b) RSM from an SMI during a HLT instruction.

Implication: There may be a smaller than expected value in the INST_RETIRE performance monitoring counter. The extent to which this value is smaller than expected is determined by the frequency of the above cases.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.



W80. #GP Fault Is NOT Generated on Writing IA32_MISC_ENABLE [34] When Execute Disable Bit Is Not Supported

Problem: #GP fault is not generated on writing to IA32_MISC_ENABLE [34] bit in a processor which does not support Execute Disable Bit functionality.

Implication: Writing to IA32_MISC_ENABLE [34] bit is silently ignored without generating a fault.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W81. This erratum has been removed. It does not apply to the Celeron M processor. Please see the *Summary Tables of Changes* for more information.

W82. Removed; See Erratum W26.

W83. Writing Shared Unaligned Data That Crosses a Cache Line without Proper Semaphores or Barriers May Expose a Memory Ordering Issue

Problem: Software which is written so that multiple agents can modify the same shared unaligned memory location at the same time may experience a memory ordering issue if multiple loads access this shared data shortly thereafter. Exposure to this problem requires the use of a data write which spans a cache line boundary.

Implication: This erratum may cause loads to be observed out of order. Intel has not observed this erratum with any commercially-available software or system.

Workaround: Software should ensure at least one of the following is true when modifying shared data by multiple agents:

- The shared data is aligned
- Proper semaphores or barriers are used in order to prevent concurrent data accesses.

Status: For affected steppings see the *Summary Tables of Changes*.



W84. MSRs Actual Frequency Clock Count (IA32_APERF) or Maximum Frequency Clock Count (IA32_MPERF) May Contain Incorrect Data after a Machine Check Exception (MCE)

Problem: When an MCE occurs during execution of a RDMSR instruction for MSRs Actual Frequency Clock Count (IA32_APERF) or Maximum Frequency Clock Count (IA32_MPERF), the current and subsequent RDMSR instructions for these MSRs may contain incorrect data.

Implication: After an MCE event, accesses to the IA32_APERF and IA32_MPERF MSRs may return incorrect data. A subsequent reset will clear this condition.

Workaround: None identified.

Status: For affected steppings see the *Summary Tables of Changes*.

W85. Incorrect Address Computed for Last Byte of FXSAVE/FXRSTOR Image Leads to Partial Memory Update

Problem: A partial memory state save of the 512-byte FXSAVE image or a partial memory state restore of the FXRSTOR image may occur if a memory address exceeds the 64-KB limit while the processor is operating in 16-bit mode or if a memory address exceeds the 4GB limit while the processor is operating in 32-bit mode.

Implication: FXSAVE/FXRSTOR will incur a #GP fault due to the memory limit violation as expected but the memory state may be only partially saved or restored.

Workaround: Software should avoid memory accesses that wrap around the respective 16-bit and 32-bit mode memory limits.

Status: For affected steppings see the *Summary Tables of Changes*.

W86. Values for LBR/BTS/BTM Will Be Incorrect after an Exit from SMM

Problem: After a return from SMM (System Management Mode), the CPU will incorrectly update the LBR (Last Branch Record) and the BTS (Branch Trace Store), hence rendering their data invalid. The corresponding data if sent out as a BTM on the system bus will also be incorrect. Note: This issue would only occur when one of the 3 above mentioned debug support facilities are used.

Implication: The value of the LBR, BTS, and BTM immediately after an RSM operation should not be used.

Workaround: None identified.

Status: For affected steppings see the *Summary Tables of Changes*.



W87. Using Memory Type Aliasing with Memory Types WB/WT May Lead to Unpredictable Behavior

Problem: Memory type aliasing occurs when a single physical page is mapped to two or more different linear addresses, each with different memory type. Memory type aliasing with the memory types WB and WT may cause the processor to perform incorrect operations leading to unpredictable behavior.

Implication: Software that uses aliasing of WB and WT memory types may observe unpredictable behavior. Intel chipset-based platforms are not affected by this erratum.

Workaround: None identified. Intel does not support the use of WB and WT page memory type aliasing.

Status: For affected steppings see the *Summary Tables of Changes*.

W88. Performance Monitoring Event FP_ASSIST May Not Be Accurate

Problem: Performance monitoring event FP_ASSIST (11H) may be inaccurate as assist events will be counted twice per actual assist in the following specific cases:

- FADD and FMUL instructions with a Not a Number (NaN) operand and a memory operand.
- FDIV instruction with zero operand value in memory

In addition, an assist event may be counted when DAZ (Denormals-Are-Zeros) and FTZ (Flush-To-Zero) flags are turned on even though no actual assist occurs.

Implication: The counter value for performance monitoring event FP_ASSIST (11H) may be larger than expected. The size of the error is dependent on the number of occurrences of the above condition while the event is active.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W89. The BS Flag in DR6 May Be Set for Non-Single-Step #DB Exception

Problem: DR6 BS (Single Step, bit 14) flag may be incorrectly set when the TF (Trap Flag, bit 8) of the EFLAGS Register is set, and a #DB (Debug Exception) occurs due to one of the following:

- DR7 GD (General Detect, bit 13) being bit set;
- INT1 instruction;
- Code breakpoint

Implication: The BS flag may be incorrectly set for non-single-step #DB exception.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

**W90. BTM/BTS Branch-From Instruction Address May Be Incorrect for Software Interrupts**

Problem: When BTM (Branch Trace Message) or BTS (Branch Trace Store) is enabled, a software interrupt may result in the overwriting of BTM/BTS branch-from instruction address by the LBR (Last Branch Record) branch-from instruction address.

Implication: A BTM/BTS branch-from instruction address may get corrupted for software interrupts.

Workaround: None identified.

Status: For the steppings affected, see the *Summary Tables of Changes*.

W91. Store to WT Memory Data May Be Seen in Wrong Order by Two Subsequent Loads

Problem: When data of Store to WT memory is used by two subsequent loads of one thread and another thread performs cacheable write to the same address the first load may get the data from external memory or L2 written by another core, while the second load will get the data straight from the WT Store.

Implication: Software that uses WB to WT memory aliasing may violate proper store ordering.

Workaround: Do not use WB to WT aliasing.

Status: For affected steppings see the *Summary Table of Changes*.



Specification Changes

There are no Specification Changes in this Specification Update revision.

§



Specification Clarifications

W1. **Removed**
See the Revision History for details.

W2. **Removed**
See the Revision History for details.

§



Documentation Changes

There are no Documentation Changes in this Specification Update revision.

§