

Next Steps in Moore's Law: Transistor Scaling for the 15nm node and beyond

Kelin J. Kuhn

Intel Fellow


Director of Advanced Device Technology

Portland Technology Development


Intel Corporation




Consistent 2-year scaling




90nm – TALL
1.0 μm^2




65nm – WIDE - 0.57 μm^2



45nm – WIDE
0.346 μm^2



32nm – WIDE
0.171 μm^2



22nm – WIDE
0.092 μm^2














90 nm
2003

65 nm
2005

45 nm
2007

32 nm
2009

22 nm
2011
projected




Changes in Scaling

THEN


- Scaling drove down cost
- Scaling drove performance
- Performance constrained
- Active power dominates
- Independent design-process

NOW


- Scaling drives down cost
- Materials drive performance
- Power constrained
- Standby power dominates
- Collaborative design-process




130nm




90nm



65nm




45nm



32nm


Consistent SRAM Density Scaling



K. Zhang, ISCC, 2009; M. Bohr IDF 2010




MOSFET Challenges




Ultra-thin body with RSD

Benefits






Ultra-thin body with RSD

Challenges






Ultra-thin body

Barral – CEA-LETI– IEDM 2007




Cheng – IBM – VLSI 2009




MuGFET

Benefits






MuGFET




Challenges



Kavalieros – Intel – IEDM 2006




Chang – TSMC – IEDM 2009




Nanowire

Benefits







Nanowire

Challenges




Nanowire FETs




Vertical Architectures

Benefits



Vertical Architectures

Challenges



Vertical

Batude – CEA LETI - IEDM 2009 – stacked 110/100





Fig.15: $I_D - V_D$ characteristics of top FET







Fig.16: Transfer Voltage characteristic of an inverter: top SOI (110) pFET and bottom SOI (100) nFET

Jung – Samsung - IEEE TED 2010 – 3'D stacked 6T








Transistor Performance Trend




Strain is a critical ingredient in modern transistor scaling
Strain was first introduced at 90nm, and its contribution has increased in each subsequent generation

Strain in modern devices



ORIENTATION

(100) surface – top down




Standard wafer / direction
 (100) Surface / $\langle 110 \rangle$ channel

 (100) Surface / $\langle 100 \rangle$
 (a “45 degree” wafer)

Both $\langle 110 \rangle$ directions are the same.


(110) surface – top down




Non-standard
 (110) Surface

Three possible channel directions
 $\langle 110 \rangle$ $\langle 111 \rangle$ and $\langle 100 \rangle$

(100) BEST NMOS




(110) $\langle 110 \rangle$ BEST PMOS




Yang
 AMD/IBM
 EDST 2007

Orientation and Strain: More complex for non-(100) orientations


(100)




(001) Surface ($k_{\perp}=0$)




(001) Surface $V_g=-1V$




(001) Surface
 $V_g=-1V, S_{xx}=-1GPa$




(110)




(110) Surface ($k_{\perp}=0$)



(110) Surface $V_g=-1V$



(110) Surface
 $V_g=-1V, S_{xx}=-1GPa$




BULK

1'D CONFINED

1'D CONFINED
STRAINED



Planar Capacitive Elements



Looking Forward

Low risk

Enhancements in strain technology
Enhancements in annealing/implant technology

Medium Risk

Optimized substrate and channel orientation
Reduction in MOS parasitic resistance
Reduction in MOS parasitic capacitance

High risk

UTB devices
MuGFETS
Nanowires
Vertical Devices

