

Technology Research to Drive Innovation

Mike Mayberry

Components Research
VP, Technology and Manufacturing Group
Intel Corporation

June, 2009

Optimize Collaboration and Investing in R&D Pipeline

External
Consortia
Universities
Investment
Suppliers
Nat'l Labs
Internal

RESEARCH

Components Research

- How can we build it ?
- How can we integrate it ?

Intel Labs

- What should we build ?
- How will people use it ?


Identify
Ideas/Options

Select Features/
Make it Work for HVM

High Volume
Manufacturing


Potential Energy Savings Enabled by Moore's Law

Estimated Annual Energy Consumption




Energy savings comes from combination of transistor scaling and architectural innovations

Small Computing Segment Needs More and More Performance At Low Power



The Timing of Research Is Not Always Predictable




But a Commitment to Research is Required

Lithography Options for Beyond 32 nm


Double Patterning

- Pitch doubling
- Improved 2-D features

Pitch Doubling




2-D Features




Computational Lithography

- Pixilated mask
- Existing 193 nm litho tools

Pixilated Mask




Printed Image




Extreme Ultraviolet Lithography




Cymer beta source




Intel EUV Mask



ASML ADT printed wafer




Philips beta source



Photoresist Development


Continued progress towards EUV implementation

III-V Transistor Options



InGaAs NMOS QWFET

Peak $f_T > 400\text{GHz}$ at $V_{CC} = 0.5\text{V}$




InSb PMOS QWFET

Peak $f_T > 140\text{GHz}$ at $V_{CC} = -0.5\text{V}$


III-V materials for improved performance at low voltage

3-D Chip Stacking

- + High density chip-chip connections
- + Small form factor
- + Combine dissimilar technologies




- ? Added cost
- ? Degraded power delivery, heat sinking
- ? Area impact on lower chip



3-D chip stacking using through-silicon vias


Optical Interconnects




Nearer term: High bandwidth chip-chip interconnects

Longer term: On-chip interconnects


High Density Memory



Floating Body Cell



Phase Change Memory



Seek and Scan Probe

Dense memory increasingly important
Several novel directions being explored

Discussion